參數(shù)資料
型號(hào): ORSO42G5-2BMN484C
廠(chǎng)商: Lattice Semiconductor Corporation
文件頁(yè)數(shù): 66/153頁(yè)
文件大?。?/td> 0K
描述: IC TRANCEIVERS FPSC 680FPGAM
產(chǎn)品變化通告: Product Discontinuation 01/Aug/2011
標(biāo)準(zhǔn)包裝: 60
系列: *
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)當(dāng)前第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
2
Table of Contents
Introduction .................................................................. 1
Table of Contents......................................................... 2
Embedded Function Features...................................... 3
Programmable Features .............................................. 4
Programmable Logic System Features........................ 5
Description ................................................................... 6
What Is an FPSC? .......................................... 6
FPSC Overview............................................... 6
FPSC Gate Counting ...................................... 6
FPGA/Embedded Core Interface .................... 6
ispLEVER Development System..................... 7
FPSC Design Kit ............................................. 7
ORSO82G5/42G5 FPGA Logic Overview....... 7
ORCA Series 4 FPGA Logic Overview ........... 7
PLC Logic........................................................ 8
Programmable I/O........................................... 8
Routing............................................................ 9
System Level Features ................................... 9
MicroProcessor Interface ................................ 9
System Bus ..................................................... 9
Phase-Locked Loops ...................................... 9
Embedded Block RAM .................................. 10
Configuration................................................. 10
ORSO42G5 and ORSO82G5 Overview .................... 10
Embedded Core Overview ............................ 11
ORSO42G5 and ORSO82G5 Main
Operating Modes - Overview .................. 12
Embedded Core Functional Blocks -
Overview................................................. 13
Loopback - Overview .................................... 14
FPSC Configuration - Overview .................... 15
ORSO42G5 and ORSO82G5 Embedded Core
Detailed Description ............................................ 16
Top Level Description - Transmitter (TX)
and Receiver (RX) Architectures ............ 16
Detailed Description - SERDES Only
Mode....................................................... 19
32:8 MUX ...................................................... 21
SONET Mode Operation –
Detailed Description ............................... 24
SONET Mode Transmit Path ........................ 30
SONET Mode Receive Path ......................... 33
Cell Mode Detailed Description..................... 49
Cell Mode Transmit Path............................... 52
Cell Mode Receive Path................................ 56
Cell Extractor................................................. 56
Receive FIFO ................................................ 57
Input Port Controllers .................................... 57
IPC Receive Cell Mode Timing
Core/FPGA ............................................. 59
Reference Clock Requirements .................... 67
Sample Initialization Sequences – ORSO42G5......... 69
Sample Initialization Sequences – ORSO82G5......... 70
Reset Conditions........................................................ 72
SERDES Characterization Test Mode
(ORSO82G5 Only)............................................... 73
Embedded Core Block RAM ...................................... 74
Register Maps ............................................................ 76
Types of Registers ........................................ 77
Absolute Maximum Ratings ..................................... 108
Recommended Operating Conditions ...................... 108
SERDES Electrical and Timing Characteristics ....... 108
High Speed Data Transmitter...................... 109
High Speed Data Receiver.......................... 110
External Reference Clock ........................... 112
Pin Descriptions ....................................................... 113
Power Supplies ........................................................ 118
Power Supply Descriptions ......................... 118
Recommended Power Supply
Connections.......................................... 118
Recommended Power Supply Filtering
Scheme................................................. 118
Package Information ................................................ 120
Package Pinouts ......................................... 120
Package Thermal Characteristics Summary............ 148
ΘJA .............................................................. 148
ψJC .............................................................. 148
ΘJC .............................................................. 148
ΘJB .............................................................. 148
FPSC Maximum Junction Temperature ...... 149
Package Thermal Characteristics ............... 149
Heat Sink Vendors for BGA Packages........ 149
Package Parasitics...................................... 149
Package Outline Drawings .......................... 150
Part Number Description.......................................... 151
Device Type Options ................................... 151
Ordering Information ................................................ 151
Conventional Packaging ............................. 151
Lead-Free Packaging .................................. 152
相關(guān)PDF資料
PDF描述
ORSO42G5-3BMN484C IC TRANCEIVERS FPSC 680FPGAM
ORT82G5-1FN680I IC TRANCEIVERS FPSC 680FPBGA
ORT82G5-2FN680I IC TRANCEIVERS FPSC 680FPBGA
VI-J4H-IW-F4 CONVERTER MOD DC/DC 52V 100W
VI-J4H-IW-F3 CONVERTER MOD DC/DC 52V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ORSO42G5-2BMN484I 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO42G5-3BM484C 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO42G5-3BMN484C 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO42G5-EV 功能描述:可編程邏輯 IC 開(kāi)發(fā)工具 Eval Brd ORSO42G5 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類(lèi)型:FPGA 工具用于評(píng)估:5CEFA7F3 接口類(lèi)型: 工作電源電壓:
ORSO82G5 制造商:LATTICE 制造商全稱(chēng):Lattice Semiconductor 功能描述:0.6 to 2.7 Gbps SONET Backplane Interface FPSCs