MC68HC(7)05H12
—
Rev. 1.0
General Release Specification
MOTOROLA
Input/Output Ports
79
L
G
R
General Release Specification — MC68HC(7)05H12
Section 7. Input/Output Ports
7.1 Contents
7.2
7.3
7.3.1
7.3.2
7.3.3
7.3.4
7.4
7.5
7.6
7.7
7.7.1
7.7.2
7.7.3
7.7.4
7.7.5
7.7.6
7.7.7
7.7.8
7.8
7.9
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .79
Port A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .80
Port A Keyboard Interrupt . . . . . . . . . . . . . . . . . . . . . . . . . .80
Port A Interrupt Edge Register . . . . . . . . . . . . . . . . . . . . . .81
Port A Interrupt Control Register. . . . . . . . . . . . . . . . . . . . .81
Port A Interrupt Status Register . . . . . . . . . . . . . . . . . . . . .82
Port B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .82
Port C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .83
Port D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .83
Port E and Port F (Power Drivers) . . . . . . . . . . . . . . . . . . . . . .83
Power Drivers for 360
°
Air Core Driven Instruments . . . . . .85
H-Bridge Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .86
Power Driver Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .87
Short Circuit Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . .88
Port E and Port F Mismatch Registers . . . . . . . . . . . . . . . .89
Driver States . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .90
Port E and Port F Configurations . . . . . . . . . . . . . . . . . . . .92
H-Bridge Control with the PWM . . . . . . . . . . . . . . . . . . . . .94
Port E and Port F During WAIT Mode . . . . . . . . . . . . . . . . . . .95
Input/Output Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . .95
7.2 Introduction
In single chip mode there is a total of 40 lines arranged as three 8-bit I/O
ports (ports A, B and C), one 4-bit input only port (port D), 12 output only
lines arranged as one 8-bit (port E) and one 4-bit (port F) port. The I/O