
QuadFALC
TM
PEF 22554 E
Pin Descriptions
Data Sheet
46
Rev. 1.2, 2006-01-26
20
XDI3
I
–
Transmit Data In, port 3
Transmit data received from the system highway. Latching of
data is done with rising or falling transitions of SCLKX3
according to bit SIC3.RESX.
The delay between the beginning of time slot 0 and the initial
edge of SCLKX3 (after SYPX goes active) is determined by
the registers XC(1:0).
In higher (more than 1.544/2.048 Mbit/s) data rates sampling
of data is defined by bits SIC2.SICS(2:0).
21
SCLKX3
I
PU
System Clock Transmit, port 3
Working clock for the transmit system interface with a
frequency of 16.384/8.192/4.096/2.048 in E1 mode and
16.384/8.192/4.096/2.048 MHz (SIC2.SSC2 = 0
B) or
12.352/6.176/3.088/1.544 MHz (SIC2.SSC2 = 1
B) in T1/J1
mode.
49
XDI4
I
–
Transmit Data In, port 4
Transmit data received from the system highway. Latching of
data is done with rising or falling transitions of SCLKX4
according to bit SIC3.RESX.
The delay between the beginning of time slot 0 and the initial
edge of SCLKX4 (after SYPX goes active) is determined by
the registers XC(1:0).
In higher (more than 1.544/2.048 Mbit/s) data rates sampling
of data is defined by bits SIC2.SICS(2:0).
50
SCLKX4
I
PU
System Clock Transmit, port 4
Working clock for the transmit system interface with a
frequency of 16.384/8.192/4.096/2.048 in E1 mode and
16.384/8.192/4.096/2.048 MHz (SIC2.SSC2 = 0
B) or
12.352/6.176/3.088/1.544 MHz (SIC2.SSC2 = 1
B) in T1/J1
mode.
Multi Function Pins
4
RPA1
I/O
PU/–
Receive Multifunction Pins A to D, port 1
Depending on programming of bits PC(1:4).RPC(3:0) these
multifunction ports carry information to the system interface
or from the system to the QuadFALC
TM. After reset these
ports are configured to be inputs. With the selection of the
appropriate pin function, the corresponding input/output
configuration is achieved automatically. Depending on bit
SIC3.RESR latching/transmission of data is done with the
rising or falling edge of SCLKR. If not connected, an internal
pullup transistor ensures a high input level.
The input function must not be selected twice or more.
Selectable pin functions are described below.
5RPB1
6RPC1
7RPD1
Table 1
I/O Signals for P-TQFP-144-8 (cont’d)
Pin No.
Name
Pin Type
Buffer
Type
Function