
QuadFALC
TM
PEF 22554 E
Operational Description
Data Sheet
680
Rev. 1.2, 2006-01-26
EASY 22554 and application notes) and helps to reduce the software load. They are very helpful especially to
meet requirements as specified in ETS300 011.
Table 171
Framer Configuration (E1)
XSP.AXS = 1
ETS300 011 C4.x for instance requires the sending of E-Bits in TS0 if CRC4 errors
have been detected. By programming XSP.AXS = 1
B the submultiframe status is
inserted automatically in the next outgoing multiframe.
XSP.EBP = 1
If the QuadFALC
TM has reached asynchronous state the E-Bit is cleared if
XSP.EBP = 0
B and set if XSP.EBP = 1B. ETS300 011 requires that the E-Bit is set
in asynchronous state.
FMR2.AXRA = 1
The transmission of RAI via the line interface is done automatically by the
QuadFALC
TM in case of loss of frame alignment (FRS0.LFA = 1
B). If basic framing
has been reinstalled RAI is automatically reset.
FMR2.FRS(2:1) = 10
B
FMR1.AFR = 1
In this mode a search of double framing is automatically restarted, if no CRC4
multiframing is found within 8 ms. Together with FMR2.AXRA = 1
B this mode is
essential to meet ETS300 011 and reduces the processor load heavily.
FMR2.ALMF = 1
The receiver initiates a new basic- and multiframing research if more than 914
CRC4 errors have been detected in one second.
FMR2.FRS(1:0) = 11
B
In the interworking mode the QuadFALC
TM stays in double framing format if no
multiframe pattern is found in a time interval of 400 ms. This is also indicated by a
400 ms interrupt. Additionally the extended interworking mode (FMR3.EXTIW = 1
B)
will activate after 400 ms the remote alarm (FMR2.AXRA = 1
B) and will still search
the multiframing without switching completely to the double framing. A complete
resynchronization in an 8 ms interval is not initiated.
Table 172
HDLC Controller Configuration (E1)
MODE = 88
H
MODE2= 88
H
MODE3= 88
H
HDLC channel 1 receiver active, no address comparison, attached to line side.
HDLC channel 2 receiver active, no address comparison, attached to line side.
HDLC channel 3 receiver active, no address comparison, attached to line side.
CCR1 = 18
H
CCR3= 08
H
CCR4= 08
H
Enable signaling via TS(31:0), interframe time fill with continuous flags (channel 1).
Interframe time fill with continuous flags (channel 2).
Interframe time fill with continuous flags (channel 3).
IMR0.RME = 0
IMR0.RPF = 0
IMR1.XPR = 0
IMR4.RME2 =0
IMR4.RPF2 = 0
IMR5.XPR2 = 0
IMR5.RME3 = 0
IMR5.RPF3 = 0
IMR5.XPR3 = 0
Unmask interrupts for HDLC processor requests.
RTR3.TS16 = 1
TTR3.TS16 = 1
TSEO = 00
H
TSBS1 = FF
H
TSBS2= FF
H
TSBS3= FF
H
TSS2= 01
H
TSS3= 02
H
Select TS16 for HDLC data reception and transmission.
Even and odd frames are used for HDLC reception and transmission.
Select all bits of selected time slot (channel 1).
Select all bits of selected time slot (channel 2).
Select all bits of selected time slot (channel 3).
Select time slot 1 for HDLC channel 2.
Select time slot 2 for HDLC channel 3.