
Data Sheet
681
Rev. 1.2, 2006-01-26
QuadFALC
TM
PEF 22554 E
Operational Description
Attention: After the device configuration a software reset must be executed by setting of bits
CMDR.XRES/RRES.
11.5
Device Configuration in T1/J1 Mode
After reset, the QuadFALC
TM is initialized for E1 doubleframe format. To configure T1/J1 mode, bit FMR1.PMOD
has to be set high. After the internal clocking is settled to T1/J1mode (takes up to 20
s), the following register
values are initialized:
T1/J1 Initialization
For a correct start up of the primary access interface a set of parameters specific to the system and hardware
environment must be programmed after RES goes inactive (high). Both the basic and the operational parameters
must be programmed before the activation procedure of the PCM line starts. Such procedures are specified in
ITU-T recommendations (e.g. fault conditions and consequent actions). Setting optional parameters primarily
makes sense when basic operation via the PCM line is guaranteed. Table 174 gives an overview of the most
important parameters in terms of signals and control bits which are to be programmed in one of the above steps.
The sequence is recommended but not mandatory. Accordingly, parameters for the basic and operational set up,
for example, can be programmed simultaneously. The bit FMR1.PMOD must always be kept high (otherwise E1
mode is selected). J1 mode is selected by additionally setting RC0.SJR = 1.
Features like channel loop-back, idle channel activation, clear channel activation, extensions for signaling support,
alarm simulation, etc. are activated later. Transmission of alarms (e.g. AIS, remote alarm) and control of
synchronization in connection with consequent actions to remote end and internal system depend on the activation
procedure selected.
Table 173
CAS-CC Configuration (E1)
XSP.CASEN = 1
B
CCR1.EITS = 0
B
Send CAS info stored in the XS(16:1) registers.
IMR0.CASC = 0
B
Enable interrupt with any data change in the RS(16:1) registers.
Table 174
Configuration Parameters (T1/J1)
Basic Set Up
T1
J1
Master clocking mode
GCM(6:1) according to external MCLK clock frequency
T1/J1 mode select
FMR1.PMOD = 1, RC0.SJR = 0
FMR1.PMOD = 1, RC0.SJR = 1
Clock system configuration
CMR(3:1), GPC1; if GPC6.COMP_DIS = 1
B CMR(6:4) and GPC(4:2)
Specification of line interface
LIM0, LIM1,
Specification of transmit pulse mask XPM(2:0) or TXP(16:1)
Line interface coding
FMR0.XC(1:0), FMR0.RC(1:0)
Loss-of-signal detection/recovery
conditions
PCD, PCR, LIM1, LIM2
System clocking and data rate
SIC1.SSC(1:0), SIC1.SSD1, FMR1.SSD0, CMR1.IRSP/IRSC/IXSP/IXSC
System interface multiplex mode
GPC1.SMM
Channel translation mode
FMR1.CTM
Transmit offset counters
XC0.XCO, XC1.XTO
Receive offset counters
RC0.RCO, RC1.RTO
AIS to system interface
FMR2.DAIS/SAIS
Multi Function Port selection
PC(4:1)
Operational Set Up
Select framing
FMR4.FM(1:0)