
Data Sheet
79
Rev. 1.2, 2006-01-26
QuadFALC
TM
PEF 22554 E
Pin Descriptions
B9
XPA1
I
PU
Transmit Clock (TCLK) input, port 1
PC(1:4).XPC(3:0) = 0011
B
A 2.048/8.192 MHz (E1) or 1.544/6.176 MHz (T1/J1) clock
has to be sourced by the system if the internally generated
transmit clock (generated by DCO-X) shall not be used.
Optionally this input is used as a synchronization clock for the
DCO-X circuitry with a frequency of 2.048 (E1) or 1.544 MHz
(T1/J1).
B11
XPB1
C9
XPC1
D9
XPD1
B9
XPA1
O
–
Transmit Multiframe Begin (XMFB), port 1
PC(1:4).XPC(3:0) = 0100
B
XMFB marks the beginning of every transmitted multiframe
on XDI. The signal is active high for one 2.048 (E1) or
1.544 MHz (T1/J1) period.
B11
XPB1
C9
XPC1
D9
XPD1
B9
XPA1
O
–
Transmit Signaling Marker (XSIGM), port 1
PC(1:4).XPC(3:0) = 0101
B
E1
Marks the transmit time slots on XDI of every frame which are
defined by register TTR(1:4).
T1/J1
Marks the transmit time slots on XDI of every frame which are
defined by register TTR(1:4) (if not CAS-BR is used).
When using the CAS-BR signaling scheme the robbed bit of
each channel in every sixth frame is marked.
B11
XPB1
C9
XPC1
D9
XPD1
B9
XPA1
O
–
Data Link Bit Transmit (DLX), port 1
PC(1:4).XPC(3:0) = 0110
B
E1
Marks the Sa(8:4)-bits within the data stream on XDI. The
Sa(8:4)-bit positions in time slot 0 of every frame not
containing the frame alignment signal are selected by
register XC0.SA8E to XC0.SA4E.
T1/J1
This output provides a 4 kHz signal which marks the DL-bit
position within the data stream on XDI (in ESF mode only).
B11
XPB1
C9
XPC1
D9
XPD1
B9
XPA1
O
–
Tran4mit Clock (XCLK), port 1
PC(1:4).XPC(3:0) = 0111
B
Transmit line clock of 2.048 MHz (E1) or 1.544 MHz (T1/J1)
derived from SCLKX/R, RCLK or generated internally by
DCO circuitries.
B11
XPB1
C9
XPC1
D9
XPD1
B9
XPA1
I
PU
Transmit Line Tristate (XLT), port 1
PC(1:4).XPC(3:0) = 1000
B
A high level on this port sets the transmit lines XL1/2 or
XDOP/N into tristate mode. This pin function is logically ored
with register bit XPM2.XLT.
B11
XPB1
C9
XPC1
D9
XPD1
B9
XPA1
I
PU
General Purpose Input (GPI), port 1
PC(1:4).XPC(3:0) = 1001
B
The pin is set to input. The state of this input is reflected in
the register bits MFPI.XPA, MFPI.XPB or MFPI.XPC
respectively.
B11
XPB1
C9
XPC1
D9
XPD1
Table 2
I/O Signals for P/PG-LBGA-160-1 (cont’d)
Ball No. Name
Pin Type
Buffer
Type
Function