
QuadFALC
TM
PEF 22554 E
Pin Descriptions
Data Sheet
50
Rev. 1.2, 2006-01-26
32
RPA4
I/O
PU/–
Receive Multifunction Pins A to D, port 4
Depending on programming of bits PC(1:4).RPC(3:0) these
multifunction ports carry information to the system interface
or from the system to the QuadFALC
TM. After reset these
ports are configured to be inputs. With the selection of the
appropriate pin function, the corresponding input/output
configuration is achieved automatically. Depending on bit
SIC3.RESR latching/transmission of data is done with the
rising or falling edge of SCLKR. If not connected, an internal
pullup transistor ensures a high input level.
The input function must not be selected twice or more.
Selectable pin functions as described for port 1.
33
RPB4
34
RPC4
35
RPD4
120
XPA1
I/O
PU/–
Transmit Multifunction Pins A to D, port 1
Depending on programming of bits PC(1:4).XPC(3:0) these
multifunction ports carry information to the system interface
or from the system to the QuadFALC
TM. After reset the ports
are configured to be inputs. With the selection of the
appropriate pin function, the corresponding input/output
configuration is achieved automatically. Depending on bit
SIC3.RESX latching/transmission of data is done with the
rising or falling edge of SCLKX. If not connected, an internal
pullup transistor ensures a high input level.
Each input function (SYPX, XMFS, XSIG,TCLK, XLT or XLT)
may only be selected once. SYPX and XMFS must not be
used in parallel.
Selectable pin functions are described below.
121
XPB1
122
XPC1
123
XPD1
120
XPA1
I
PU
Synchronous Pulse Transmit, port 1
SYPX, PC(1:4).XPC(3:0) = 0000
B
Together with the values of registers XC(0:1) this signal
defines the beginning of time slot 0 at system highway port
XDI.
The pulse cycle is an integer multiple of 125
s.
SYPX must not be used in parallel with XMFS.
121
XPB1
122
XPC1
123
XPD1
120
XPA1
I
PU
Tran4mit Multiframe Synchronization (XMFS), port 1
PC(1:4).XPC(3:0) = 0001
B
This port defines the frame and multiframe begin on the
transmit system interface ports XDI and XSIG.
Depending on PC5.CXMFS the signal on XMFS is active
high or low.
XMFS must not be used in parallel with SYPX.
Note: A new multiframe position has settled at least one
multiframe after pulse XMFS has been supplied.
121
XPB1
122
XPC1
123
XPD1
120
XPA1
I
PU
Transmit Signaling Data (XSIG), port 1
PC(1:4).XPC(3:0) = 0010
B
Input for transmit signaling data received from the signaling
highway. Optionally, (SIC3.TTRF = 1), sampling of XSIG
data is controlled by the active high XSIGM marker. At higher
data rates sampling of data is defined by bits
SIC2.SICS(2:0).
121
XPB1
122
XPC1
123
XPD1
Table 1
I/O Signals for P-TQFP-144-8 (cont’d)
Pin No.
Name
Pin Type
Buffer
Type
Function