參數(shù)資料
型號(hào): PSB7230
廠商: SIEMENS A G
元件分類: 編解碼器
英文描述: Joint Audio Decoder-Encoder for Analog Videophone JADE AN
中文描述: A/MU-LAW, PCM CODEC, PQFP100
文件頁數(shù): 116/179頁
文件大?。?/td> 2422K
代理商: PSB7230
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁當(dāng)前第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁
PSB 7230
Firmware Features
Semiconductor Group
116
Data Sheet 1998-07-01
The following steps are executed:
For the restart of the internal firmware the JADE AN needs the same initialization time
like after a hardware reset. So, the user should wait for 10 ms before it accesses the
JADE AN again.
6.1.3
In case the JADE is not currently needed in the system, the device can be powered
down. Two options exists, one power-down including the PLL and one excluding it.
These options are selected via the contents of the control register 60
H
. A non-zero value
leaves the PLL powered-up while the rest of the JADE goes power-down and a zero
value in register 60
H
includes the PLL in the power-down sequence and therefore is a
complete power-down of the chip.
The power-up is triggered by one of the following interrupts: GPIO, Host interrupt and C/I
channel interrupt.
The sequence to power-down the device is as follows:
1. The host initializes the control registers 60
H
by writing a ‘0’ or a non-zero value into it
(PLL included or excluded, see above).
2. The host generates an interrupt to the JADE by writing value 37
H
into INH interrupt
status register at address 50
H
.
3. The JADE resets the INHB bit. There is no further acknowledge to this interrupt since
the JADE will go to power-down almost immediately.
4. The host may reset the INDB as a reaction to the JADE interrupt. This step is not
mandatory and may be skipped.
5. The JADE firmware disables the CLKO pin, the PLL as selected and the DSP and can
be woken up by any of the above mentioned interrupts. If the PLL was powered down,
it takes longer to resume normal operation. If the PLL remained powered up, the
firmware is immediately ready for resuming operation.
Power Down Command
1.
2.
The host initializes the control registers 60
H
and 61
H
by writing a “0” into it.
The host generates an interrupt to the JADE by writing value 12
H
into INH
interrupt status register at address 50
H
The JADE resets the INHB bit and acknowledges the reception by generating
an interrupt at INT# line to the host by writing a value 13
H
into IND interrupt
status register at address 58
H
.
The host may reset the INDB as a reaction to the JADE interrupt. This step is
not mandatory and may be skipped.
The JADE restarts its internal firmware beginning with the initialization phase.
3.
4.
5.
相關(guān)PDF資料
PDF描述
PSB7238 Joint Audio Decoder-Encoder - Multimode
PSB7280 Joint Audio Decoder-Encoder
PSB8510-1P Programmable Dialing Circuit
PSB8510-1T Programmable Dialing Circuit
PSB8510-6P Programmable Dialing Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSB7238 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Joint Audio Decoder-Encoder - Multimode
PSB7238FV2.1JADEMM 制造商:Rochester Electronics LLC 功能描述:- Bulk
PSB7280 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Joint Audio Decoder-Encoder
PSB7280FV3.1 制造商:Rochester Electronics LLC 功能描述:- Bulk
PSB7280FV3.1D 制造商:Rochester Electronics LLC 功能描述:- Bulk