參數(shù)資料
型號(hào): PSB7230
廠商: SIEMENS A G
元件分類: 編解碼器
英文描述: Joint Audio Decoder-Encoder for Analog Videophone JADE AN
中文描述: A/MU-LAW, PCM CODEC, PQFP100
文件頁數(shù): 65/179頁
文件大?。?/td> 2422K
代理商: PSB7230
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當(dāng)前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁
PSB 7230
Functional Blocks
Semiconductor Group
65
Data Sheet 1998-07-01
The received data is stored in the receive FIFO so that byte alignment in the FIFO
corresponds to byte alignment in the serial time-slot (if the length of the time-slot is a
multiple of 8 bits). Similarly, in transmit direction the byte alignment in the FIFO
corresponds to the time slot boundaries in the transmit time-slot, if its length is a multiple
of 8 bits. When the transmit FIFO is empty, idle (
“1”) is transmitted during the active time-
slot. Outside the selected time-slot, the output line is in “high impedance” state.
Details on the Operation of the Serial Data Receiver
The data receive FIFO size is 2
×
32 bytes. One half of the FIFO is connected to the
receiver shift register while the second half is accessible from the controlling software.
The status bits pertaining to the data receiver are:
The data receiver is controlled by the following bits:
Details on the Operation of the Serial Data Transmitter
The transmit FIFO size is 2
×
32-bytes. One half is connected with the transmit shift
register while the other half is accessible via the controlling software.
The interrupt status bits pertaining to the data transmitter are:
RPF
Receive Pool Full
32 bytes of a frame have arrived in the receive FIFO. The frame has not yet
been completely received.
Signifies that data has been lost because no room was available in RFIFO.
RFO
RAC
Receiver Active
When RAC is set to “1”, storage of bytes in the receive FIFO starts time-slot
aligned (if the receive time-slot length is a multiple of 8 bits).
Receive Message Complete
Acknowledges a previous RPF status. Frees the FIFO pool for the next
received frame or part of a frame.
Receiver Reset
Resets the data receiver, which goes into an idle state (RAC cleared), clears
the receive FIFO.
RMC
RRES
XPR
Transmit Pool Ready
One data block may be entered into the transmit FIFO.
All Sent.
When “1”, indicates that the last bit has been transmitted and that the XFIFO
is empty.
ALLS
相關(guān)PDF資料
PDF描述
PSB7238 Joint Audio Decoder-Encoder - Multimode
PSB7280 Joint Audio Decoder-Encoder
PSB8510-1P Programmable Dialing Circuit
PSB8510-1T Programmable Dialing Circuit
PSB8510-6P Programmable Dialing Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSB7238 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Joint Audio Decoder-Encoder - Multimode
PSB7238FV2.1JADEMM 制造商:Rochester Electronics LLC 功能描述:- Bulk
PSB7280 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Joint Audio Decoder-Encoder
PSB7280FV3.1 制造商:Rochester Electronics LLC 功能描述:- Bulk
PSB7280FV3.1D 制造商:Rochester Electronics LLC 功能描述:- Bulk