- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378071 > PSB7230 (SIEMENS A G) Joint Audio Decoder-Encoder for Analog Videophone JADE AN PDF資料下載
參數(shù)資料
| 型號： | PSB7230 |
| 廠商： | SIEMENS A G |
| 元件分類： | 編解碼器 |
| 英文描述： | Joint Audio Decoder-Encoder for Analog Videophone JADE AN |
| 中文描述： | A/MU-LAW, PCM CODEC, PQFP100 |
| 文件頁數(shù)： | 42/179頁 |
| 文件大?。?/td> | 2422K |
| 代理商： | PSB7230 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁
PSB 7230
Interfaces and Memory Organization
Semiconductor Group
42
Data Sheet 1998-07-01
Software Interrupts
For communication between the host software and the DSP software, the soft interrupt
registers IND (from DSP to Host) and INH (from Host to DSP) can be used.
Interrupt from Host to DSP
A write operation by the Host to address 50
H
(INH) causes a maskable INH interrupt
status to be generated on INT1 to the DSP, and the Interrupt Host Busy bit INHB
(address 50
H
, readable by host) to be set to
“1”. Having recognized an INH interrupt
status, the DSP (firmware) reads address 3050
H
(INH). This read operation
automatically resets the HINT interrupt status bit in the DSP Interrupt Status Register for
INT1 (address 3074
H
). The INHB bit can be written by the DSP again to “0” to indicate
that it is ready to accept a new interrupt from the host, which it would usually (but not
necessarily) do after it has read the INH register. The 16-bit Control register located at
60/61
H
(3060/3061
H
) may contain additional information for the DSP to read after an INH
interrupt. Please refer to the specific interface procedures for details.
Interrupt from DSP to Host
For a soft interrupt from the DSP to the host, the procedure is identical. In this case, the
soft interrupt is a maskable interrupt on line INT. The interrupt vector is written by the
DSP in address 3058
H
(IND). Simultaneously, the Interrupt DSP Busy bit INDB (address
58
H
, writable by host) is set to “1”. Having recognized an IND interrupt status, the host
reads address 58
H
(IND), which automatically resets the DINT interrupt status bit in the
Host Interrupt Status Register for INT (address 75
H
). The INDB bit can be written by the
host again to “0” to indicate that it is ready to accept a new interrupt from the DSP. The
16-bit Control register located at 60/61
H
(3060/3061
H
) may contain additional information
for the host to read after an IND interrupt. Please refer to the specific interface
procedures for details.
Registers for Accessing the External Memory
In normal operation, the program bus of the DSP is connected via the external memory
interface to the external memory bus so that instructions are fetched from an external
memory when an address between 8000
H
and FFFF
H
is hit, if EA = “High”. If EA = “Low”,
the whole address range is for off-chip programs.
If the bit LDMEM (see description of Configuration and Control Registers,
Chapter 5.3
)
is set to ‘1’ and bit DACC is ‘0’ (see description of Configuration and Control Registers,
Chapter 5.3
), the external memory interface address and data buses are connected to
the outputs of registers address low/high (at host address 44/45
H
) and data low/high (at
host address 46/47
H
), respectively. This feature can be used to down-load programs into
a memory connected to the PSB 7230.
When a write access to the data high register (address 47
H
) is detected, this activates
the external memory interface write signal CWR for the duration of the host WR signal
(independent of any possible wait states in NRW(3:0)).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSB7238 | Joint Audio Decoder-Encoder - Multimode |
| PSB7280 | Joint Audio Decoder-Encoder |
| PSB8510-1P | Programmable Dialing Circuit |
| PSB8510-1T | Programmable Dialing Circuit |
| PSB8510-6P | Programmable Dialing Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSB7238 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Joint Audio Decoder-Encoder - Multimode |
| PSB7238FV2.1JADEMM | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PSB7280 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Joint Audio Decoder-Encoder |
| PSB7280FV3.1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PSB7280FV3.1D | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。