- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378071 > PSB7230 (SIEMENS A G) Joint Audio Decoder-Encoder for Analog Videophone JADE AN PDF資料下載
參數(shù)資料
| 型號(hào)： | PSB7230 |
| 廠商： | SIEMENS A G |
| 元件分類： | 編解碼器 |
| 英文描述： | Joint Audio Decoder-Encoder for Analog Videophone JADE AN |
| 中文描述： | A/MU-LAW, PCM CODEC, PQFP100 |
| 文件頁(yè)數(shù)： | 42/179頁(yè) |
| 文件大小： | 2422K |
| 代理商： | PSB7230 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)當(dāng)前第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)
PSB 7230
Interfaces and Memory Organization
Semiconductor Group
42
Data Sheet 1998-07-01
Software Interrupts
For communication between the host software and the DSP software, the soft interrupt
registers IND (from DSP to Host) and INH (from Host to DSP) can be used.
Interrupt from Host to DSP
A write operation by the Host to address 50
H
(INH) causes a maskable INH interrupt
status to be generated on INT1 to the DSP, and the Interrupt Host Busy bit INHB
(address 50
H
, readable by host) to be set to
“1”. Having recognized an INH interrupt
status, the DSP (firmware) reads address 3050
H
(INH). This read operation
automatically resets the HINT interrupt status bit in the DSP Interrupt Status Register for
INT1 (address 3074
H
). The INHB bit can be written by the DSP again to “0” to indicate
that it is ready to accept a new interrupt from the host, which it would usually (but not
necessarily) do after it has read the INH register. The 16-bit Control register located at
60/61
H
(3060/3061
H
) may contain additional information for the DSP to read after an INH
interrupt. Please refer to the specific interface procedures for details.
Interrupt from DSP to Host
For a soft interrupt from the DSP to the host, the procedure is identical. In this case, the
soft interrupt is a maskable interrupt on line INT. The interrupt vector is written by the
DSP in address 3058
H
(IND). Simultaneously, the Interrupt DSP Busy bit INDB (address
58
H
, writable by host) is set to “1”. Having recognized an IND interrupt status, the host
reads address 58
H
(IND), which automatically resets the DINT interrupt status bit in the
Host Interrupt Status Register for INT (address 75
H
). The INDB bit can be written by the
host again to “0” to indicate that it is ready to accept a new interrupt from the DSP. The
16-bit Control register located at 60/61
H
(3060/3061
H
) may contain additional information
for the host to read after an IND interrupt. Please refer to the specific interface
procedures for details.
Registers for Accessing the External Memory
In normal operation, the program bus of the DSP is connected via the external memory
interface to the external memory bus so that instructions are fetched from an external
memory when an address between 8000
H
and FFFF
H
is hit, if EA = “High”. If EA = “Low”,
the whole address range is for off-chip programs.
If the bit LDMEM (see description of Configuration and Control Registers,
Chapter 5.3
)
is set to ‘1’ and bit DACC is ‘0’ (see description of Configuration and Control Registers,
Chapter 5.3
), the external memory interface address and data buses are connected to
the outputs of registers address low/high (at host address 44/45
H
) and data low/high (at
host address 46/47
H
), respectively. This feature can be used to down-load programs into
a memory connected to the PSB 7230.
When a write access to the data high register (address 47
H
) is detected, this activates
the external memory interface write signal CWR for the duration of the host WR signal
(independent of any possible wait states in NRW(3:0)).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSB7238 | Joint Audio Decoder-Encoder - Multimode |
| PSB7280 | Joint Audio Decoder-Encoder |
| PSB8510-1P | Programmable Dialing Circuit |
| PSB8510-1T | Programmable Dialing Circuit |
| PSB8510-6P | Programmable Dialing Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSB7238 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Joint Audio Decoder-Encoder - Multimode |
| PSB7238FV2.1JADEMM | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PSB7280 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Joint Audio Decoder-Encoder |
| PSB7280FV3.1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PSB7280FV3.1D | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。