參數(shù)資料
型號(hào): T8100
英文描述: H.100/H.110 Interface and Time-Slot Interchanger
中文描述: H.100/H.110接口和時(shí)隙交換器
文件頁數(shù): 11/92頁
文件大?。?/td> 1450K
代理商: T8100
Lucent Technologies Inc.
9
Preliminary Data Sheet
August 1998
H.100/H.110 Interface and Time-Slot Interchanger
Ambassador T8100
1 Product Overview
(continued)
1.3 Pin Information
(continued)
Table 4. Pin Descriptions: Microprocessor Interface Pins
Table 5. Pin Descriptions: JTAG Pins
Table 6. Pin Descriptions: Power Pins
Symbol
RESET
Pin
24
Ball Type
J1
Name/Description
I
Master Reset (Active-Low).
See Section 3.1 Resets. 50 k
internal pull-
up.
Microprocessor Interface, Address Lines.
Internal 20 k
pull-down.
A[1:0]
31—30 L4,
L2
H1,
H2,
G1,
H3,
G2,
F1,
G4,
G3
L1
K3
K2
I
D[7:0]
22—15
I/O
Microprocessor Interface, Data Lines.
8 mA drive, 50 k
internal pull-up.
ALE
CS
29
28
27
I
I
I
Address Latch Enable.
Internal 20 k
pull-down.
Chip Select (Active-Low).
50 k
internal pull-up.
Read Strobe (Intel Mode [Active-Low]), Data Strobe (Motorola [Active-
Low]).
50 k
internal pull-up.
Write Strobe (Intel[Active-Low]), Read/Write Select (Motorola [Active-
Low]).
50 k
internal pull-up.
Data Ready (Intel), Data Transfer (Motorola [Active-Low]).
8 mA, open drain (user should add pull-up to this line).
Clock Error.
Logical OR of CLKERR register flags (only). 8 mA drive,
3-state
System Error.
Logical OR of all CLKERR and SYSERR register flags.
8 mA drive, 3-state.
RD (DS)
WR (R/W)
26
K1
I
RDY (DTACK)
25
J3
O
CLKERR
13
E1
O
SYSERR
12
F3
O
Symbol
TCLK
TMS
TDI
TDO
Pin
9
8
7
6
5
Ball
E3
F4
D2
C1
E4
Type
I
I
I
O
I
Name/Description
JTAG Clock Input.
JTAG Mode Select.
50 k
internal pull-up.
JTAG Data Input.
50 k
internal pull-up.
JTAG Data Output.
8 mA drive, 3-state.
JTAG Reset (Active-Low).
50 k
internal pull-up.
TRST
Symbol
V
SS
Pin
Ball
Type
Name/Description
11, 23, 37, 49, 57, 72,
86, 100, 103, 105, 109,
111, 113, 117, 119, 121,
127, 138, 143, 153, 163,
173, 184, 204
B2, B16, C3, C15, D4,
D9, D14, H8, H9, H10,
J4, J8, J9, J10, J14,
K8, K9, K10, L15, N14,
P4, P9, P14, P16, R3,
R15, T2, T15, T16,
U15, U17
A16, D8, D10, F2, H4,
H14, K4, K14, L16, P8,
P10, T9
Chip Ground.
V
DD
14, 32, 46, 63, 79, 93,
107, 124, 132, 148, 158,
168, 178, 193
3.3 V Supply Voltage
.
相關(guān)PDF資料
PDF描述
T8110 Version History
T8301 T8301 Internet Protocol Telephone Phone-On-A-Chip⑩ IP Solution DSP
T8302 T8302 Internet Protocol Telephone Advanced RISC Machine (ARM) Ethernet QoS Using IEEE 802.1q
T8502 T8502 and T8503 Dual PCM Codecs with Filters
T8503 T8502 and T8503 Dual PCM Codecs with Filters
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T8-1003 制造商:Hakko 功能描述:HAKKO TIP T8-1003 制造商:HAKKO Corporation 功能描述:HAKKO TIP T8-1003
T8-1004 制造商:Hakko 功能描述:HAKKO TIP T8-1004 制造商:HAKKO Corporation 功能描述:HAKKO TIP T8-1004
T8-1005 制造商:Hakko 功能描述:HAKKO TIP T8-1005 制造商:HAKKO Corporation 功能描述:HAKKO TIP T8-1005
T8-1007 制造商:Hakko 功能描述:HAKKO TIP T8-1007 制造商:HAKKO Corporation 功能描述:HAKKO TIP T8-1007
T8100A 制造商:AGERE 制造商全稱:AGERE 功能描述:H.100/H.110 Interface and Time-Slot Interchangers