- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371179 > T8301 T8301 Internet Protocol Telephone Phone-On-A-Chip⑩ IP Solution DSP PDF資料下載
參數(shù)資料
| 型號(hào)： | T8301 |
| 英文描述： | T8301 Internet Protocol Telephone Phone-On-A-Chip⑩ IP Solution DSP |
| 中文描述： | T8301因特網(wǎng)協(xié)議電話熱線電話在一個(gè)芯片⑩DSP的IP解決方案 |
| 文件頁(yè)數(shù)： | 43/190頁(yè) |
| 文件大?。?/td> | 1535K |
| 代理商： | T8301 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)當(dāng)前第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)
Data Sheet
March 2000
DSP1627 Digital Signal Processor
Lucent Technologies Inc.
7
4 Hardware Architecture
The DSP1627 device is a 16-bit, fixed-point program-
mable digital signal processor (DSP). The DSP1627
consists of a DSP1600 core to
g
ether with on-chip mem-
ory and peripherals. Added architectural features give
the DSP1627 high program efficiency for signal coding
applications.
4.1 DSP1627 Architectural Overview
Figure 3 shows a block diagram of the DSP1627. The fol-
lowing modules make up the DSP1627.
DSP1600 Core
The DSP1600 core is the heart of the DSP1627 chip. The
core contains data and address arithmetic units, and
control for on-chip memory and peripherals. The core
provides support for external memory wait-states and on-
chip, dual-port RAM and features vectored interrupts and
a trap mechanism.
Dual-Port RAM (DPRAM)
This module contains six banks of zero wait-state mem-
ory. Each bank consists of 1K 16-bit words and has sep-
arate address and data ports to the instruction/coefficient
and data memory spaces. A program can reference
memory from either space. The DSP1600 core automat-
ically performs the required multiplexing. If references to
both ports of a single bank are made simultaneously, the
DSP1600 core automatically inserts a wait-state and per-
forms the data port access first, followed by the instruc-
tion/coefficient port access.
A program can be downloaded from slow, off-chip mem-
ory into DPRAM, and then executed without wait-states.
DPRAM is also useful for improving convolution perfor-
mance in cases where the coefficients are adaptive.
Since DPRAM can be downloaded through the JTAG
port, full-speed remote in-circuit emulation is possible.
DPRAM can also be used for downloading self-test code
via the JTAG port.
Read-Only Memory (ROM)
The DSP1627x36 contains 36K 16-bit words of zero
wait-state mask-programmable ROM for program and
fixed coefficients. Similarly, the DSP1627x32 has 32K
16-bit words of ROM and access to 16 Kwords of exter-
nal ROM.
External Memory Multiplexer (EMUX)
The EMUX is used to connect the DSP1627 to external
memory and I/O devices. It supports read/write opera-
tions from/to instruction/coefficient memory (X memory
space) and data memory (Y memory space). The
DSP1600 core automatically controls the EMUX. Instruc-
tions can transparently reference external memory from
either set of internal buses. A sequencer allows a single
instruction to access both the X and the Y external mem-
ory spaces.
Clock Synthesis
The DSP powers up with a 1X input clock (CKI/CKI2) as
the source for the processor clock. An on-chip clock syn-
thesizer (PLL) can also be used to generate the system
clock for the DSP, which will run at a frequency multiple
of the input clock. The clock synthesizer is deselected
and powered down on reset. For low-power operation, an
internally generated slow clock can be used to drive the
DSP. If both the clock synthesizer and the internally gen-
erated slow clock are selected, the slow clock will drive
the DSP; however, the synthesizer will continue to run.
The clock synthesizer and other programmable clock
sources are discussed in Section 4.12. The use of these
programmable clock sources for power management is
discussed in Section 4.13.
Bit Manipulation Unit (BMU)
The BMU extends the DSP1600 core instruction set to
provide more efficient bit operations on accumulators.
The BMU contains logic for barrel shifting, normalization,
and bit field insertion/extraction. The unit also contains a
set of 36-bit alternate accumulators. The data in the al-
ternate accumulators can be shuffled with the data in the
main accumulators. Flags returned by the BMU mesh
seamlessly with the DSP1600 conditional instructions.
Bit Input/Output (BIO)
The BIO provides convenient and efficient monitoring
and control of eight individually configurable pins. When
configured as outputs, the pins can be individually set,
cleared, or toggled. When configured as inputs, individu-
al pins or combinations of pins can be tested for patterns.
Flags returned by the BIO mesh seamlessly with condi-
tional instructions.
Serial Input/Output Units (SIO and SIO2)
SIO and SIO2 offer asynchronous, full-duplex, double-
buffered channels that operate at up to 25 Mbits/s (for
20 ns instruction cycle in a nonmultiprocessor configura-
tion), and easily interface with other Lucent Technologies
fixed-point DSPs in a multiple-processor environment.
Commercially available codecs and time-division multi-
plex (TDM) channels can be interfaced to the serial I/O
ports with few, if any, additional components. SIO2 is
identical to SIO.
An 8-bit serial protocol channel may be transmitted in ad-
dition to the address of the called processor in multipro-
cessor mode. This feature is useful for transmitting high-
level framing information or for error detection and cor-
rection. SIO2 and BIO are pin-multiplexed with the PHIF.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T8302 | T8302 Internet Protocol Telephone Advanced RISC Machine (ARM) Ethernet QoS Using IEEE 802.1q |
| T8502 | T8502 and T8503 Dual PCM Codecs with Filters |
| T8503 | T8502 and T8503 Dual PCM Codecs with Filters |
| T8531A | T8531A/8532 Multichannel Programmable Codec Chip Set |
| T8531 | T8502 and T8503 Dual PCM Codecs with Filters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T8301AX | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die |
| T8301BX | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die |
| T8301DX | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die |
| T8302 | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8302 Internet Protocol Telephone Advanced RISC Machine (ARM) Ethernet QoS Using IEEE 802.1q |
| T8302A | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。