- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371179 > T8301 T8301 Internet Protocol Telephone Phone-On-A-Chip⑩ IP Solution DSP PDF資料下載
參數(shù)資料
| 型號(hào)： | T8301 |
| 英文描述： | T8301 Internet Protocol Telephone Phone-On-A-Chip⑩ IP Solution DSP |
| 中文描述： | T8301因特網(wǎng)協(xié)議電話熱線電話在一個(gè)芯片⑩DSP的IP解決方案 |
| 文件頁數(shù)： | 43/190頁 |
| 文件大?。?/td> | 1535K |
| 代理商： | T8301 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁
Data Sheet
March 2000
DSP1627 Digital Signal Processor
Lucent Technologies Inc.
7
4 Hardware Architecture
The DSP1627 device is a 16-bit, fixed-point program-
mable digital signal processor (DSP). The DSP1627
consists of a DSP1600 core to
g
ether with on-chip mem-
ory and peripherals. Added architectural features give
the DSP1627 high program efficiency for signal coding
applications.
4.1 DSP1627 Architectural Overview
Figure 3 shows a block diagram of the DSP1627. The fol-
lowing modules make up the DSP1627.
DSP1600 Core
The DSP1600 core is the heart of the DSP1627 chip. The
core contains data and address arithmetic units, and
control for on-chip memory and peripherals. The core
provides support for external memory wait-states and on-
chip, dual-port RAM and features vectored interrupts and
a trap mechanism.
Dual-Port RAM (DPRAM)
This module contains six banks of zero wait-state mem-
ory. Each bank consists of 1K 16-bit words and has sep-
arate address and data ports to the instruction/coefficient
and data memory spaces. A program can reference
memory from either space. The DSP1600 core automat-
ically performs the required multiplexing. If references to
both ports of a single bank are made simultaneously, the
DSP1600 core automatically inserts a wait-state and per-
forms the data port access first, followed by the instruc-
tion/coefficient port access.
A program can be downloaded from slow, off-chip mem-
ory into DPRAM, and then executed without wait-states.
DPRAM is also useful for improving convolution perfor-
mance in cases where the coefficients are adaptive.
Since DPRAM can be downloaded through the JTAG
port, full-speed remote in-circuit emulation is possible.
DPRAM can also be used for downloading self-test code
via the JTAG port.
Read-Only Memory (ROM)
The DSP1627x36 contains 36K 16-bit words of zero
wait-state mask-programmable ROM for program and
fixed coefficients. Similarly, the DSP1627x32 has 32K
16-bit words of ROM and access to 16 Kwords of exter-
nal ROM.
External Memory Multiplexer (EMUX)
The EMUX is used to connect the DSP1627 to external
memory and I/O devices. It supports read/write opera-
tions from/to instruction/coefficient memory (X memory
space) and data memory (Y memory space). The
DSP1600 core automatically controls the EMUX. Instruc-
tions can transparently reference external memory from
either set of internal buses. A sequencer allows a single
instruction to access both the X and the Y external mem-
ory spaces.
Clock Synthesis
The DSP powers up with a 1X input clock (CKI/CKI2) as
the source for the processor clock. An on-chip clock syn-
thesizer (PLL) can also be used to generate the system
clock for the DSP, which will run at a frequency multiple
of the input clock. The clock synthesizer is deselected
and powered down on reset. For low-power operation, an
internally generated slow clock can be used to drive the
DSP. If both the clock synthesizer and the internally gen-
erated slow clock are selected, the slow clock will drive
the DSP; however, the synthesizer will continue to run.
The clock synthesizer and other programmable clock
sources are discussed in Section 4.12. The use of these
programmable clock sources for power management is
discussed in Section 4.13.
Bit Manipulation Unit (BMU)
The BMU extends the DSP1600 core instruction set to
provide more efficient bit operations on accumulators.
The BMU contains logic for barrel shifting, normalization,
and bit field insertion/extraction. The unit also contains a
set of 36-bit alternate accumulators. The data in the al-
ternate accumulators can be shuffled with the data in the
main accumulators. Flags returned by the BMU mesh
seamlessly with the DSP1600 conditional instructions.
Bit Input/Output (BIO)
The BIO provides convenient and efficient monitoring
and control of eight individually configurable pins. When
configured as outputs, the pins can be individually set,
cleared, or toggled. When configured as inputs, individu-
al pins or combinations of pins can be tested for patterns.
Flags returned by the BIO mesh seamlessly with condi-
tional instructions.
Serial Input/Output Units (SIO and SIO2)
SIO and SIO2 offer asynchronous, full-duplex, double-
buffered channels that operate at up to 25 Mbits/s (for
20 ns instruction cycle in a nonmultiprocessor configura-
tion), and easily interface with other Lucent Technologies
fixed-point DSPs in a multiple-processor environment.
Commercially available codecs and time-division multi-
plex (TDM) channels can be interfaced to the serial I/O
ports with few, if any, additional components. SIO2 is
identical to SIO.
An 8-bit serial protocol channel may be transmitted in ad-
dition to the address of the called processor in multipro-
cessor mode. This feature is useful for transmitting high-
level framing information or for error detection and cor-
rection. SIO2 and BIO are pin-multiplexed with the PHIF.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T8302 | T8302 Internet Protocol Telephone Advanced RISC Machine (ARM) Ethernet QoS Using IEEE 802.1q |
| T8502 | T8502 and T8503 Dual PCM Codecs with Filters |
| T8503 | T8502 and T8503 Dual PCM Codecs with Filters |
| T8531A | T8531A/8532 Multichannel Programmable Codec Chip Set |
| T8531 | T8502 and T8503 Dual PCM Codecs with Filters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T8301AX | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die |
| T8301BX | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die |
| T8301DX | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die |
| T8302 | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8302 Internet Protocol Telephone Advanced RISC Machine (ARM) Ethernet QoS Using IEEE 802.1q |
| T8302A | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。