參數(shù)資料
型號(hào)： TSPC603R
英文描述： TSPC603R [Updated 4/02. 44 Pages] 32-bit RISC Microprocessor. 166-300 MHz
中文描述： TSPC603R [更新4 / 02。 44頁(yè)] 32位RISC微處理器。 166-300兆赫
文件頁(yè)數(shù)： 18/44頁(yè)
文件大?。?/td> 636K
代理商： TSPC603R
18
TSPC603R
2125A
–
HIREL
–
04/02
Input AC specifications
Table 12 provides the input AC timing specifications for the 603r as defined in Figure 6
and Figure 7.
Notes:
1. All input specifications are measured from the TTL level (0.8 or 2.0V) of the signal in question to the 1.4V of the rising edge
of the input SYSCLK. Both input and output timings are measured at the pin. See Figure 7.
2. Address/data/transfer attribute input signals are composed of the following: A[0-31], AP[0-3], TT[0-4], TC[0-1], TBST,
TSIZ[0-2], GBL, DH[0-31], DL[0-31], DP[9-7].
3. All other input signals are composed of the following: TS, ABB, DBB, ARTRY, BG, AACK, DBG, DBWO, TA, DRTRY, TEA,
DBDIS, HRESET, SRESET, INT, SMI, MCP TBEN, QACK, TLBISYNC.
4. The setup and hold time is with respect to the rising edge of HRESET. See Figure 7.
5. t
sysclk
is the period of the external clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied
by the period of SYSCLK to compute the actual time duration (in nanoseconds) of the parameter in question.
6. These values are guaranteed by design, and are not tested.
7. This specification is for configuration mode only. Also note that HRESET must be held asserted for a minimum of 255 bus
clocks after the PLL relock time (100 μs) during the power-on reset sequence.
Figure 6.
Input Timing Diagram
Table 12.
Input AC Timing Specifications
(1)
V
DD
= A
V
DD
= 2.5V
±
5%; O
V
DD
= 3.3
±
5%V, GND = 0V, -55
°
C
≤
T
C
≤
125
°
C
Num
Characteristics
166, 200 MHz
233, 266 MHz
300 MHz
Unit
Note
Min
Max
Min
Max
Min
Max
10a
Address/data/transfer attribute inputs valid to SYSCLK
(input setup)
2.5
-
2.5
-
2.5
-
ns
(2)
10b
All other inputs valid to SYSCLK (input setup)
4.0
-
3.5
-
3.5
-
ns
(3)
10c
Mode select inputs valid to HRESET (input setup) (for
DRTRY, QACK and TLBISYNC)
8
-
8
-
8
-
t
sysclk
(4)(5)(6)
(7)
11a
SYSCLK to address/data/transfer attribute inputs
invalid (input hold)
1.0
-
1.0
-
1.0
-
ns
(2)
11b
SYSCLK to all other inputs invalid (input hold)
1.0
-
1.0
-
1.0
-
ns
(3)
11c
HRESET to mode select inputs invalid (input hold) (for
DRTRY, QACK, and TLBISYNC)
0
-
0
-
0
-
ns
(4)(6)(7)
VM
SYSCLK
ALL INPUTS
VM = Midpoint Voltage (1.4V)
10a
10b
11a
11b
相關(guān)PDF資料
PDF描述
TSPC750AMGS10LH Microprocessor
TSPC750AMGS12LE Microprocessor
TSPC750AMGSU10LE Microprocessor
TSPC750AMGSU10LH Microprocessor
TSPC750AMGSU12LE Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSPC603RCAB/Q8L 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e
TSPC603RCAB/Q8LC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e
TSPC603RMAB/Q8L 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e
TSPC603RMAB/Q8LC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e
TSPC603RMG10LC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*