- 您現(xiàn)在的位置：買賣IC網 > PDF目錄365988 > TSPC603R TSPC603R [Updated 4/02. 44 Pages] 32-bit RISC Microprocessor. 166-300 MHz PDF資料下載
參數(shù)資料
| 型號： | TSPC603R |
| 英文描述： | TSPC603R [Updated 4/02. 44 Pages] 32-bit RISC Microprocessor. 166-300 MHz |
| 中文描述： | TSPC603R [更新4 / 02。 44頁] 32位RISC微處理器。 166-300兆赫 |
| 文件頁數(shù)： | 31/44頁 |
| 文件大小： | 636K |
| 代理商： | TSPC603R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
31
TSPC603R
2125A
–
HIREL
–
04/02
After the exception handler handles an exception, the instruction execution continues
until the next exception condition is encountered. However, in many cases there is no
attempt to re-execute the instruction. This method of recognizing and handling excep-
tion conditions sequentially guarantees that exceptions are recoverable.
Exception handlers should save the information stored in SRR0 and SRR1 early to pre-
vent the program state from being lost due to a system reset and machine check
exception or to an instruction-caused exception in the exception handler, and before
enabling external interrupts.
The PowerPC architecture supports four types of exceptions:
Synchronous, precise
- These are causes by instructions. All instruction-caused
exceptions are handled precisely; that is, the machine state at the time the
exception occurs is known and can be completely restored. This means that
(excluding the trap and system call exceptions) the address of the faulting
instruction is provided to the exception handler and that neither the faulting
instruction nor subsequent instructions in the code stream will complete execution
before the exception is taken. Once the exception is processed, execution resumes
at the address of the faulting instruction (or at an alternate address provided by the
exception handler). When an exception is taken due to an trap or system call
instruction, execution resumes at an address provided by the handler.
Synchronous, imprecise
- The PowerPC architecture defines two imprecise
floating-point exception modes, recoverable and nonrecoverable. Even though the
603r provides a means to enable he imprecise modes, it implements these modes
identically to the precise mode (-hat is, all enabled floating-point enabled exceptions
are always precise on the 603r).
Asynchronous, maskable
- The external, SMI, and decrementer interrupts are
maskable asynchronous exceptions. When these exceptions occur, their handling is
postponed until the next instruction, and any exceptions associated with that
instruction, completes execution. If there are no instructions in the execution units,
the exception is taken immediately upon determination of the correct restart address
(for loading SRR0).
Asynchronous, nonmaskable
- There are two non maskable asynchronous
exceptions: system reset and the machine check exception. These exceptions may
not be recoverable, or may provide a limited degree of recoverability. All exceptions
report recoverability through the SMR[RI] bit.
PowerPC 603rMicroprocessor
Exception Model
A specified by the PowerPC architecture, all 603r exceptions can be described as either
precise or imprecise and either synchronous or asynchronous. Asynchronous excep-
tions (some or which are maskable) are caused by events external to the processor
’
s
execution; synchronous exceptions, which are all handled precisely by the 603r, are
caused by instructions. The 603r exception classes are shown in Table 15.
Table 15.
PowerPC 603r Microprocessor Exception Classifications
Synchronous/Asynchronous
Precise/Imprecise
Exception Type
Asynchronous, Non Maskable
Imprecise
Machine check
System reset
Asynchronous, Maskable
Precise
External interrupt
Decrementer
System management interrupt
Synchronous
Precise
Instruction-caused exceptions
相關PDF資料 |
PDF描述 |
|---|---|
| TSPC750AMGS10LH | Microprocessor |
| TSPC750AMGS12LE | Microprocessor |
| TSPC750AMGSU10LE | Microprocessor |
| TSPC750AMGSU10LH | Microprocessor |
| TSPC750AMGSU12LE | Microprocessor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TSPC603RCAB/Q8L | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RCAB/Q8LC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RMAB/Q8L | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RMAB/Q8LC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RMG10LC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
發(fā)布緊急采購，3分鐘左右您將得到回復。