- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359438 > VT6516 (Electronic Theatre Controls, Inc.) 16/12 PORT 10/1000 ASE T/TX PDF資料下載
參數(shù)資料
| 型號： | VT6516 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 16/12 PORT 10/1000 ASE T/TX |
| 中文描述： | 16/12港口10/1000日月光噸/德克薩斯州 |
| 文件頁數(shù)： | 17/73頁 |
| 文件大小： | 440K |
| 代理商： | VT6516 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
VIA Technologies, Inc.
Preliminary VT6516 Datarsheet
-
17-
See Ball
Table
TXD<3:0>[11:
0]
O
Transmit Data for Port 0-11:
TXD is a bundle of 4 data signals (TXD<3:0>) that shall transition to the
TCLK. For each TCLK period in which TXEN is asserted, TXD<3:0> are
accepted for transmission by the PHY. TXD<0> is the least significant bit.
While TXEN is de-asserted, TXD<3:0> shall have no effect upon the
PHY, and the value of TXD<3:0> is unspecified.
Transmit Enable for Port 0-11:
TXEN shall transition synchronous to the TCLK. TXEN indicates the
nibbles presenting on the MII for transmission. It shall be asserted
synchronously with the first nibble of the preamble and shall remain
asserted while all nibbles to be transmitted are presented to the MII.
Collision Detected for Port 0-11:
COL shall be asserted by the PHY asynchronously upon detection of a
collision on the medium, and shall remain asserted while the collision
condition persists.
Carrier Sense for Port 0-11:
CRS shall be asserted by the PHY asynchronously upon detection of a
non-idle medium or while TX_EN is asserted. CRS shall be de-asserted by
the PHY asynchronously upon detection of idle conditions on both
transmit and receive media. The PHY shall ensure that CRS remains
asserted throughout the duration of a collision condition.
Receive Data for Port 0-11:
RXD is a bundle of 4 data signals (RXD<3:0>) that shall transition to the
RCLK. For each RCLK period in which RXDV is asserted, RXD<3:0>
from the PHY are accepted by the switch’s MAC. RXD<0> is the least
significant bit. While RXDV is de-asserted, RXD<3:0> shall have no
effect upon the switch’s MAC, and the value of RXD<3:0> is unspecified.
Receive Clock for Port 0-11:
RCLK is sourced from the PHY. RCLK is a continuous clock that provides
the timing reference for the transfer of the RXDV and RXD signals from
the PHY. A PHY operating at 100Mbps must provide a RCLK frequency
of 25MHz and a PHY operating at 10Mbps must provide a RCLK
frequency of 2.5MHz.
Receive Data Valid for Port 0-11:
RXDV is driven by the PHY to indicate the nibbles presenting on the MII
for receiving. RXDV shall transition synchronous to the RCLK. It shall be
asserted synchronously with the first nibble of the preamble and shall
remain asserted while all nibbles to be received are presented to the MII.
See Ball
Table
TXEN[11:0]
O
See Ball
Table
COL[11:0]
I
See Ball
Table
CRS[11:0]
I
See Ball
Table
RXD<3:0>[11
:0]
I
See Ball
Table
RCLK[11:0]
I
See Ball
Table
RXDV[11:0]
I
Note: Some flat MII input pin when the VT6516 under the RMII application, please use 22 ohm resister
pull down, refer to Table XXXX
相關PDF資料 |
PDF描述 |
|---|---|
| VT70A144 | |
| VT74A451 | |
| VT74A901 | |
| VT77A142 | |
| VT77A202 | |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| VT-6-6 | 制造商:Panduit Corp 功能描述:BOLT TERM 70MM 57MM - Bulk 制造商:Panduit Corp 功能描述:Bolt Terminal 70mm 57mm |
| VT6J1 | 制造商:ROHM 制造商全稱:Rohm 功能描述:1.2V Drive Pch + Pch MOSFET |
| VT6K1 | 制造商:ROHM 制造商全稱:Rohm 功能描述:1.2V Drive Nch + Nch MOSFET |
| VT6K1T2CR | 制造商:ROHM Semiconductor 功能描述: |
| VT6M1 | 制造商:ROHM 制造商全稱:Rohm 功能描述:1.2V Drive Nch + Pch MOSFET |
發(fā)布緊急采購，3分鐘左右您將得到回復。