- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359438 > VT6516 (Electronic Theatre Controls, Inc.) 16/12 PORT 10/1000 ASE T/TX PDF資料下載
參數(shù)資料
| 型號： | VT6516 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 16/12 PORT 10/1000 ASE T/TX |
| 中文描述： | 16/12港口10/1000日月光噸/德克薩斯州 |
| 文件頁數(shù)： | 46/73頁 |
| 文件大?。?/td> | 440K |
| 代理商： | VT6516 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
VIA Technologies, Inc.
Preliminary VT6516 Datarsheet
-
46-
07H
SDRAM Command Drive Strength Configure
bit0: RDCSDV --- SDRAM Chip Select Drive Strength
bit1: RMADV --- SDRAM MA drive strength
(including RAS,CAS,WE,MA,BA)
bit2: RMDDV --- SDRAM MD drive strength
SDRAM Bank Interleaving Disable
0: enable interleaving (default)
1: disable interleaving
SDRAM_DR_
CFG
[2:0]
0
R/W
08H
BK_IL_DIS
[0]
0
R/W
4.2 Registers of SRAM Control Module
* Base Address: 0800H
Addres
s
(offset
)
00H
SRAM Read Command Interleave Disable
0: enable interleaving (default)
1: disable interleaving
Function
Register
Name
Bits
Defau
lt
Value
R/
W
SRAM_READ
_IL_DIS
[0]
0
R/W
4.3 Registers of Queue Control Module
* Base Address: 0C00H
Addres
s
(offset
)
00-
02H
As FREEMCNT(a register in buffer control) < FMFCT, the
congestion control function will be triggered to command the TMAC
module of the source port, destined to a congested port, to send out
a flow control frame for full duplex mode, or to make back-pressure
for half duplex mode. See the context about congestion control for
details.
Larger the threshold value more sensitive the congestion control
mechanism, i.e. maybe poor utilization for packet buffers but larger
packet loss rate. Smaller the threshold value less sensitive the
congestion control mechanism, i.e. maybe good utilization for
packet buffers but smaller packet loss rate. It depends on the
network configuration and traffic pattern. The recommended
threshold value is 256.
03H
Cut Through Enable
0: Disable Cut Through (default)
1: Enable Cut Through
Function
Register
Name
Bits
Defau
lt
Value
R/
W
Free Memory Flow Control Threshold register
FMFCT
[18:0
]
0
R/
W
Note: REMEMBER to enable the cut-through function to improve
the switching latency. For 100Mbps input port, the smallest latency
for cut-through is 288 bytes time (288x8x10 ns). For 10Mbps input
port, the smallest latency for cut-through is 96 bytes time (96x8x100
ns).
CUT_THROU
GH_EN
[0]
0
R/W
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VT70A144 | |
| VT74A451 | |
| VT74A901 | |
| VT77A142 | |
| VT77A202 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VT-6-6 | 制造商:Panduit Corp 功能描述:BOLT TERM 70MM 57MM - Bulk 制造商:Panduit Corp 功能描述:Bolt Terminal 70mm 57mm |
| VT6J1 | 制造商:ROHM 制造商全稱:Rohm 功能描述:1.2V Drive Pch + Pch MOSFET |
| VT6K1 | 制造商:ROHM 制造商全稱:Rohm 功能描述:1.2V Drive Nch + Nch MOSFET |
| VT6K1T2CR | 制造商:ROHM Semiconductor 功能描述: |
| VT6M1 | 制造商:ROHM 制造商全稱:Rohm 功能描述:1.2V Drive Nch + Pch MOSFET |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。