XRT86VL32
113
DUAL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
REV. V1.2.0
T
ABLE
99: D
ATA
L
INK
S
TATUS
R
EGISTER
1 (DLSR1) H
EX
A
DDRESS
: 0
X
nB06
B
IT
F
UNCTION
T
YPE
D
EFAULT
D
ESCRIPTION
-O
PERATION
7
MSG TYPE
RO
0
HDLC1 Message Type Identifier
This READ ONLY bit indicates the type of data link message
received by Receive HDLC 1 Controller. Two types of data link mes-
sages are supported within the XRT86VL32 device: Message Ori-
ented Signaling (MOS) or Bit-Oriented Signalling (BOS).
0 = Indicates Bit-Oriented Signaling (BOS) type data link message is
received
1 = Indicates Message Oriented Signaling (MOS) type data link
message is received
6
TxSOT
RUR/
WC
0
Transmit HDLC1 Controller Start of Transmission (TxSOT)
Interrupt Status
This Reset-Upon-Read bit indicates whether or not the “Transmit
HDLC1 Controller Start of Transmission (TxSOT) “Interrupt has
occurred since the last read of this register. Transmit HDLC1 Con-
troller will declare this interrupt when it has started to transmit a data
link message. For sending large HDLC messages, start loading the
next available buffer once this interrupt is detected.
0 = Transmit HDLC1 Controller Start of Transmission (TxSOT) inter-
rupt has not occurred since the last read of this register
1 = Transmit HDLC1 Controller Start of Transmission interrupt
(TxSOT) has occurred since the last read of this register.
5
RxSOT
RUR/
WC
0
Receive HDLC1 Controller Start of Reception (RxSOT) Interrupt
Status
This Reset-Upon-Read bit indicates whether or not the Receive
HDLC1 Controller Start of Reception (RxSOT) interrupt has
occurred since the last read of this register. Receive HDLC1 Con-
troller will declare this interrupt when it has started to receive a data
link message.
0 = Receive HDLC1 Controller Start of Reception (RxSOT) interrupt
has not occurred since the last read of this register
1 = Receive HDLC1 Controller Start of Reception (RxSOT) interrupt
has occurred since the last read of this register
4
TxEOT
RUR/
WC
0
Transmit HDLC1 Controller End of Transmission (TxEOT) Inter-
rupt Status
This Reset-Upon-Read bit indicates whether or not the Transmit
HDLC1 Controller End of Transmission (TxEOT) Interrupt has
occurred since the last read of this register. Transmit HDLC1 Con-
troller will declare this interrupt when it has completed its transmis-
sion of a data link message. For sending large HDLC messages, it
is critical to load the next available buffer before this interrupt
occurs.
0 = Transmit HDLC1 Controller End of Transmission (TxEOT) inter-
rupt has not occurred since the last read of this register
1 = Transmit HDLC1 Controller End of Transmission (TxEOT) inter-
rupt has occurred since the last read of this register