- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371379 > 23913A Embedded AMD-K6 Processors BIOS Design Guide Application Note? 1.33MB (PDF) PDF資料下載
參數(shù)資料
| 型號： | 23913A |
| 英文描述： | Embedded AMD-K6 Processors BIOS Design Guide Application Note? 1.33MB (PDF) |
| 中文描述： | 嵌入式的AMD - K6處理器的BIOS設(shè)計指南應(yīng)用筆記？ 1.33MB（PDF格式） |
| 文件頁數(shù)： | 50/98頁 |
| 文件大?。?/td> | 1365K |
| 代理商： | 23913A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
38
Model 9 Registers
Embedded AMD-K6 Processors BIOS Design Guide
23913A/0—November 2000
Preliminary Information
Model 9 Registers
The AMD-K6-III processor (Model 9) provides the eleven model-
specific registers listed in Table 19.
The contents of ECX selects the MSR to be addressed by the
RDMSR and WRMSR instruction.
The AMD-K6-III processor contains a split Level-1 (L1)
64-Kbyte writeback cache organized as a separate 32-Kbyte
instruction cache and a 32-Kbyte data cache with two-way set
associativity. The cache line size is 32 bytes, and lines are read
from memory using an efficient pipelined burst read cycle. In
addition, the processor also contains a 256-Kbyte, 4-way set
associative, unified level-2 (L2) cache. Further performance
gains are achieved by the implementation of a write allocation
scheme.
Table 19. Model-Specific Registers Supported by Model 9
Register Name
Machine-Check Address Register
Machine-Check Type Register
Test Register 12
Time Stamp Counter
Mnemonic
MCAR
MCTR
TR12
TSC
ECX Value
00h
01h
0Eh
10h
Description
page 16
page 16
page 16
page 16
Comments
Identical on all models
Identical on all models
Identical on all models
Identical on all models
Adds L2 Disable bit (L2D) to
Model 8/[F:8] implementation
Identical to Model 8/[F:8]
Extended Feature Enable Register
EFER
C000_0080h
page 39
Write Handling Control Register
SYSCALL/SYSRET Target Address Regis-
ter
UC/WC Cacheability Control Register
Processor State Observability Register
WHCR
C000_0082h
page 27
STAR
C000_0081h
page 22
Identical to Model 8/[7:0]
UWCCR
PSOR
C000_0085h
C000_0087h
page 30
page 34
Identical to Model 8/[F:8]
Identical to Model 8/[F:8]
Identical to Model 8/[F:8]. The
invalidate and flush operations
affect both the L1 and L2 caches
on the AMD-K6-
III
processor.
New for Model 9
Page Flush/Invalidate Register
PFIR
C000_0088h
page 36
Level-2 Cache Array Access Register
L2AAR
C000_0089h
page 40
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 23976 | Utilizing the Page Mode Am29PDS32x for Maximum Performance |
| 23986 | Active High 3.3V EconoReset |
| 23A-030G | Signal Conditioner |
| 23A-100G | Signal Conditioner |
| 23A-250G | Signal Conditioner |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 239-14-23-030 | 制造商:Cinch Connectors 功能描述:DSUB DE B/S STR METAL |
| 239145-000 | 制造商:TE Connectivity 功能描述:55PC1231-24-2/4/6-9CS2502 - Cable Rools/Shrink Tubing |
| 2391-4CN500 | 制造商:HELICOIL 功能描述: |
| 2391669 | 功能描述:測試插頭和測試插座 BANANA / ECG ADAPTER RoHS:否 制造商:Johnson / Emerson Connectivity Solutions 設(shè)備類型:Binding Posts 類型:Threaded stud 顏色:Black 電流額定值:15 A 觸點電鍍:Silver |
| 23917 | 制造商:WINCHESTER 制造商全稱:Winchester Electronics Corporation 功能描述:REVISED & REDRAWN PER ER8145 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。