參數(shù)資料
型號: 84225
廠商: LSI Corporation
英文描述: Quad 100BaseTX/100BaseFX/10BaseT Physical Layer Device (Highly Integrated Ethernet Transceiver For Twisted Pair And Fiber Ethernet Applications)(四通道100BaseTX/100BaseFX/10BaseT 物理層處理器(高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器))
中文描述: 四100BaseTX/100BaseFX/10BaseT物理層裝置(高度集成的以太網(wǎng)收發(fā)器,雙絞線和光纖以太網(wǎng)的應(yīng)用)(四通道100BaseTX/100BaseFX/10BaseT物理層處理器(高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器) )
文件頁數(shù): 18/86頁
文件大?。?/td> 1297K
代理商: 84225
18
MD400183/A
84225
2.4.3 Decoder Bypass
The 4B5B decoder can be bypassed by setting the bypass
encoder/decoder bit in the MI serial port Channel
Configuration register. When this bit is set to bypass the
encoder/decoder:
5B code words are passed directly to the controller
interface from the descrambler without any alterations.
CRS is asserted whenever the device is in the Link Pass
state.
2.5 CLOCK AND DATA RECOVERY
2.5.1 Clock Recovery - 100 Mbps
Clock recovery is done with a PLL. If there is no valid data
present on the receive inputs, the PLL is locked to the 25
MHz TXCLK. When valid data is detected on the receive
inputs with the squelch circuit and when the adaptive
equalizer has settled, the PLL input is switched to the
incoming data stream. The PLL then recovers a clock by
locking onto the transitions of the incoming signal. The
recovered clock frequency is a 25 MHz nibble clock, and
that clock is output as the controller interface signal
RXCLK.
For FX operation, when the SD pin is asserted, the PLL
input is switched to the incoming data on the input.
2.5.2 Data Recovery - 100 Mbps
Data recovery is performed by latching in data from the
receive inputs with the recovered clock extracted by the
PLL. The data is then converted from a single bit stream
into a nibble widedone by latching in valid data from the
receiver with the recovered clock extracted by the PLL.
The data is then converted from a single bit stream into a
nibble wide data word.
2.5.3 Clock Recovery - 10 Mbps
The clock recovery process for 10 Mbps mode is identical
to the 100 Mbps mode, except:
The recovered clock frequency is a 2.5 MHz nibble
clock.
The PLL is switched from TXCLK to the TP input when
the squelch indicates valid data.
The PLL locks onto the preamble signal in less than 12
transitions (bit times).
Some of the preamble data symbols are lost while the
PLL is locking onto the preamble, however, the data
receiver block recovers enough preamble symbols to
pass at least 6 nibbles of preamble to the controller
interface as shown in Figure 3.
2.5.4 Data Recovery
The data recovery process for 10 Mbps mode is identical
to the 100 Mbps mode, except, the recovered clock
frequency is a 2.5 MHz nibble clock. As mentioned in the
Manchester Decoder section, the data recovery process
inherently performs decoding of Manchester encoded
data from the TP inputs.
2.6 SCRAMBLER
2.6.1 100 Mbps
100BaseTX requires scrambling to reduce the radiated
emmisions on the twisted pair. The 84225 scrambler
takes the encoded data from the 4B5B encoder,
scrambles it per the IEEE 802.3 specifications, and sends
it to the TP transmitter. The scrambler circuitry of the
84225 is designed so that none of the individual scrambler
sections on-chip will be synchronous with the others to
minimize EMI issues.
2.6.2 10 Mbps
A scrambler is not used in 10 Mbps mode.
2.6.3 Scrambler Bypass
The scrambler can be bypassed by setting the bypass
scrambler/descrambler bit in the MI serial port Channel
Configuration register. When this bit is set, the 5B data
bypasses the scrambler and goes directly from the 4B5B
encoder to the twisted pair transmitter.
2.7 DESCRAMBLER
2.7.1 100 Mbps
The 84225 descrambler takes the scrambled data from
the data recovery block, descrambles it per the IEEE
802.3 specifications, aligns the data on the correct 5B
word boundaries, and sends it to the 4B5B decoder.
The algorithm for synchronization of the descrambler is
the same as the algorithm outlined in the IEEE 802.3
specification. Once the descrambler is synchronized, it
will maintain synchronization as long as enough
descrambled idle pattern 1’s are detected within a given
interval. To stay in synchronization, the descrambler
needs to detect at least 25 consecutive descrambled idle
pattern 1’s in a 1 mS interval. If 25 consecutive
descrambled idle pattern 1’s are not detected within the 1
mS interval, the descrambler goes out of synchronization
and restarts the synchronization process.
相關(guān)PDF資料
PDF描述
8425 T-1 Subminiature Lamps
84302 4-Port Fast Ethernet Controller( 4端口快速以太網(wǎng)控制器)
8430 MULTILAYER Ceramic Chip Inductor
843002JT15N MULTILAYER Ceramic Chip Inductor
843002JT4N7 MULTILAYER Ceramic Chip Inductor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
842-250G 功能描述:化學(xué)物質(zhì) SILVER PRINT - BULK 250G (8.8 OZ) LIQUID RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Adhesives 類型:Epoxy Compound 大小:1.7 oz 外殼:Plastic Tube
8422-51 制造商:ASM-SENSOR 制造商全稱:ASM GmbH 功能描述:MEMORY HiLOGGER
84225C 功能描述:固定電感器 2200uH 0.05A Mini SMT Power RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm
8-42282-1 功能描述:CONN RECEPT FLG FAST .250 RoHS:是 類別:連接器,互連式 >> 端子 - 快速連接,快速斷連 系列:Fastin-Faston 3D 型號:160864-1.pdf 標(biāo)準(zhǔn)包裝:10,000 系列:Fastin-Faston 端子類型:標(biāo)準(zhǔn)型 類型:母頭 接片寬度:0.110"(2.79mm) 接片厚度:0.032"(0.81mm) 接片長度:0.248"(6.30mm) 長度 - 總體:0.551"(14.00mm) 端子:壓接 線規(guī):17-20 AWG 絕緣體:非絕緣 安裝類型:自由懸掛 特點(diǎn):- 顏色:- 包裝:帶卷 (TR) 觸點(diǎn)材料:黃銅 觸點(diǎn)表面涂層:- 絕緣體直徑:0.055" ~ 0.091"(1.40mm ~ 2.30mm) 配用:A106950-ND - CONN RCPT HSG .110 3POS NATRL925475-2-ND - CONN RCPT HSG .110 3POS BLACK925015-1-ND - CONN RCPT HSG .110 3POS NATRL925015-2-ND - CONN RCPT HSG .110 3POS BLACK880192-1-ND - CONN RCPT HSG .110 5POS NATRL880191-1-ND - CONN RCPT HSG .110/.250 5POS880137-2-ND - CONN RCPT HSG .110 3POS BLACK880107-2-ND - CONN RCPT HSG .110 8POS BLACK880106-1-ND - CONN RCPT HSG .110 7POS NATRL880106-2-ND - CONN RCPT HSG .110 7POS BLACK更多...
842291-000 制造商:TE Connectivity 功能描述:55/031A-30-9CS2799 - Cable Rools/Shrink Tubing