參數(shù)資料
型號(hào): 84225
廠商: LSI Corporation
英文描述: Quad 100BaseTX/100BaseFX/10BaseT Physical Layer Device (Highly Integrated Ethernet Transceiver For Twisted Pair And Fiber Ethernet Applications)(四通道100BaseTX/100BaseFX/10BaseT 物理層處理器(高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器))
中文描述: 四100BaseTX/100BaseFX/10BaseT物理層裝置(高度集成的以太網(wǎng)收發(fā)器,雙絞線和光纖以太網(wǎng)的應(yīng)用)(四通道100BaseTX/100BaseFX/10BaseT物理層處理器(高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器) )
文件頁數(shù): 28/86頁
文件大小: 1297K
代理商: 84225
28
MD400183/A
84225
2.16 RECEIVE POLARITY CORRECTION
2.16.1 100 Mbps
No polarity detection or correction is needed in 100 Mbps
mode.
2.16.2 10 Mbps
The polarity of the signal on the TP receive input is
continuously monitored. If one SOI pulse indicates
incorrect polarity on the TP receive input, the polarity is
internally determined to be incorrect, and the reverse
polarity bit is set in the MI serial port Channel Status
Output register.
The 84225 will automatically correct for the reverse
polarity condition provided that the autopolarity feature is
not disabled.
2.17 FULL DUPLEX MODE
2.17.1 100 Mbps
Full Duplex mode allows transmission and reception to
occur simultaneously. When Full Duplex mode is enabled,
collision is disabled, and internal TXEN to CRS loopback
is disabled.
The device can be either forced into Half or Full Duplex
mode, or the device can detect either Half or Full Duplex
capability from a remote device and automatically place
itself in the correct mode.
Each channel can be forced into the Full or Half Duplex
modes by either setting the duplex bit in the MI serial port
Control register or asserting the DPLX pin for the
corresponding channel with AutoNegotiation disabled.
The device can automatically configure itself for Full or
Half Duplex modes by using the AutoNegotiation algorithm
to advertise and detect Full and Half Duplex capabilities to
and from a remote terminal. For detailed information, refer
to the LINK INTEGRITY & AUTONEGOTIATION Section.
2.17.2 10 Mbps
Full Duplex in 10 Mbps mode is identical to the 100 Mbps
mode.
2.17.3 Full Duplex Indication
Full Duplex detect activity can be monitored through the
duplex detect bit in the MI serial port Channel Status
Output register.
Full Duplex detect activity also appears on the LED1 pin
by default. The LED outputs can be programmed to
indicate four specific sets of events, by appropriately
setting the LED definition bits in the MI serial port Global
Configuration register. The LED DRIVERS Section
describes the programmable LED definition bit settings.
Note that Full Duplex detection appears on the LED1 pin
in each of the four sets of events. The LED1 pin is
asserted low when the device is configured for Full Duplex
operation.
2.18 10/100 MBPS SELECTION
2.18.1 General
The device can be forced into either the 100 or 10 Mbps
mode, or the device can detect 100 or 10 Mbps
capability from a remote device and automatically place
itself in the correct mode.
The device can be forced into either the 100 or 10 Mbps
mode by either setting the speed select bit in the MI serial
port Control register or by setting the SPEED pin with
AutoNegotiation disabled. Both the speed select bit and
SPEED pin need to be set to the same speed (10 or 100)
for the device to be properly configured. The speed select
bit and SPEED pin are ignored if AutoNegotiation is
enabled.
The device can automatically configure itself for 100 or 10
Mbps mode by using the AutoNegotiation algorithm to
advertise and detect 100 and 10 Mbps capabilities to and
from a remote device. Refer to the LINK INTEGRITY &
AUTONEGOTIATION Section for more details on
AutoNegotiation.
2.18.2 10/100 MBPS Indication
The device speed (100/10 Mbps) can be monitored
through the speed bit in the MI serial port Channel Status
Output register.
The device speed can also be programmed to appear on
the LED0 pin, by appropriately setting the LED definition
bits in the MI serial port Global Configuration register. The
LED DRIVERS Section describes the programmable LED
definition bit settings. When the LED0 pin is programmed
to be a speed detect output, the pin is asserted low when
the device is configured for 100 Mbps operation.
2.19 LOOPBACK
2.19.1 Internal CRS Loopback
TXEN is internally looped back onto CRS during every
transmit packet. This internal CRS loopback is disabled
during collision, in Full Duplex mode, in Link Fail State,
and in RMII mode. In 10 Mbps mode, internal CRS
loopback is also disabled when jabber is detected.
相關(guān)PDF資料
PDF描述
8425 T-1 Subminiature Lamps
84302 4-Port Fast Ethernet Controller( 4端口快速以太網(wǎng)控制器)
8430 MULTILAYER Ceramic Chip Inductor
843002JT15N MULTILAYER Ceramic Chip Inductor
843002JT4N7 MULTILAYER Ceramic Chip Inductor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
842-250G 功能描述:化學(xué)物質(zhì) SILVER PRINT - BULK 250G (8.8 OZ) LIQUID RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Adhesives 類型:Epoxy Compound 大小:1.7 oz 外殼:Plastic Tube
8422-51 制造商:ASM-SENSOR 制造商全稱:ASM GmbH 功能描述:MEMORY HiLOGGER
84225C 功能描述:固定電感器 2200uH 0.05A Mini SMT Power RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm
8-42282-1 功能描述:CONN RECEPT FLG FAST .250 RoHS:是 類別:連接器,互連式 >> 端子 - 快速連接,快速斷連 系列:Fastin-Faston 3D 型號(hào):160864-1.pdf 標(biāo)準(zhǔn)包裝:10,000 系列:Fastin-Faston 端子類型:標(biāo)準(zhǔn)型 類型:母頭 接片寬度:0.110"(2.79mm) 接片厚度:0.032"(0.81mm) 接片長度:0.248"(6.30mm) 長度 - 總體:0.551"(14.00mm) 端子:壓接 線規(guī):17-20 AWG 絕緣體:非絕緣 安裝類型:自由懸掛 特點(diǎn):- 顏色:- 包裝:帶卷 (TR) 觸點(diǎn)材料:黃銅 觸點(diǎn)表面涂層:- 絕緣體直徑:0.055" ~ 0.091"(1.40mm ~ 2.30mm) 配用:A106950-ND - CONN RCPT HSG .110 3POS NATRL925475-2-ND - CONN RCPT HSG .110 3POS BLACK925015-1-ND - CONN RCPT HSG .110 3POS NATRL925015-2-ND - CONN RCPT HSG .110 3POS BLACK880192-1-ND - CONN RCPT HSG .110 5POS NATRL880191-1-ND - CONN RCPT HSG .110/.250 5POS880137-2-ND - CONN RCPT HSG .110 3POS BLACK880107-2-ND - CONN RCPT HSG .110 8POS BLACK880106-1-ND - CONN RCPT HSG .110 7POS NATRL880106-2-ND - CONN RCPT HSG .110 7POS BLACK更多...
842291-000 制造商:TE Connectivity 功能描述:55/031A-30-9CS2799 - Cable Rools/Shrink Tubing