- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378228 > 84225 (LSI Corporation) Quad 100BaseTX/100BaseFX/10BaseT Physical Layer Device （Highly Integrated Ethernet Transceiver For Twisted Pair And Fiber Ethernet Applications）(四通道100BaseTX/100BaseFX/10BaseT 物理層處理器（高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器）) PDF資料下載
參數(shù)資料
| 型號(hào)： | 84225 |
| 廠商： | LSI Corporation |
| 英文描述： | Quad 100BaseTX/100BaseFX/10BaseT Physical Layer Device （Highly Integrated Ethernet Transceiver For Twisted Pair And Fiber Ethernet Applications）(四通道100BaseTX/100BaseFX/10BaseT 物理層處理器（高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器）) |
| 中文描述： | 四100BaseTX/100BaseFX/10BaseT物理層裝置（高度集成的以太網(wǎng)收發(fā)器，雙絞線和光纖以太網(wǎng)的應(yīng)用）（四通道100BaseTX/100BaseFX/10BaseT物理層處理器（高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器） ） |
| 文件頁(yè)數(shù)： | 19/86頁(yè) |
| 文件大?。?/td> | 1297K |
| 代理商： | 84225 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)
MD400183/A
19
84225
If the descrambler is in the unsynchronized state, the
descrambler loss of synchronization detect bit is set in the
MI serial port Channel Status Output register to indicate
this condition. Once this bit is set, then it will stay set until
the descrambler achieves synchronization.
A descrambler is not used for FX operation.
2.7.2 10 Mbps
A descrambler is not used in 10 Mbps mode.
2.7.3 Descrambler Bypass
The descrambler can be bypassed by setting the bypass
scrambler/descrambler bit in the MI serial port Channel
Configuration register. When this bit is set, the data
bypasses the descrambler and goes directly from the TP
receiver to the 4B5B decoder.
2.8 TWISTED PAIR TRANSMITTER
2.8.1 100 Mbps
The TP transmitter consists of an MLT3 encoder,
waveform generator and line driver.
The MLT3 encoder converts the NRZI data from the
scrambler into a three level code required by IEEE 802.3.
MLT3 coding uses three levels and converts 1's to
transitions between the three levels, and converts 0's to no
transitions or changes in level.
The purpose of the waveform generator is to shape the
transmit output pulse. The waveform generator takes the
MLT3 three level encoded waveform and uses an array of
switched current sources to control the shape of the
twisted pair output signal in order to meet IEEE 802.3
requirements. The output of the switched current sources
then goes through a low pass filter in order to "smooth"
the output and remove any high frequency components.
In this way, the waveform generator preshapes the output
waveform transmitted onto the twisted pair cable to meet
the pulse template requirements outlined in IEEE 802.3.
The waveform generator eliminates the need for any
external filters on the TP transmit output. The line driver
converts the shaped and smoothed waveform to a current
output that can drive 100 meters of category 5 unshielded
twisted pair cable or 150 ohm shielded twisted pair cable.
2.8.2 10 Mbps
The TP transmitter operation in 10 Mbps mode is much
different than the 100 Mbps transmitter. Even so, the
transmitter still consists of a waveform generator and line
driver.
The purpose of the waveform generator is to shape the
output transmit pulse. The waveform generator consists
of a ROM, DAC, clock generator, and filter. The DAC
generates a stair-stepped representation of the desired
output waveform. The stairstepped DAC output then
goes through a low pass filter in order to "smooth" the
DAC output and remove any high frequency components.
The DAC values are determined from the ROM output; the
ROM outputs are chosen to shape the pulse to the
desired template and are clocked into the DAC at high
speed by the clock generator. In this way, the waveform
generator preshapes the output waveform to be
transmitted onto the twisted pair cable to meet the pulse
template requirements outlined in IEEE 802.3 Clause 14
and also shown in Figure 4. The waveshaper replaces and
eliminates external filters on the TP transmit output.
The line driver converts the shaped and smoothed
waveform to a current output that can drive 100 meters of
category 3/4/5 100 Ohm unshielded twisted pair cable or
150 Ohm shielded twisted pair cable, without any external
filters. During the idle period, no output signal is
transmitted on the TP outputs (except link pulse).
2.9 TWISTED PAIR RECEIVER
2.9.1 Receiver - 100 Mbps
The TP receiver detects input signals from the twisted pair
input and converts it to a digital data bit stream ready for
clock and data recovery. The receiver can reliably detect
data from a 100Base-TX compliant transmitter that has
been passed through 0-100 meters of 100 Ohm category
5 UTP
The 100 Mbps receiver consists of an adaptive equalizer,
baseline wander correction circuit, comparators, and MLT-
3 decoder. The TP inputs first go to an adaptive equalizer.
The adaptive equalizer compensates for the low pass
characteristic of the cable, and it has the ability to adapt
and compensate for 0-100 meters of category 5, 100 Ohm
UTP The baseline wander correction circuit restores the
DC component of the input waveform that was removed
by external transformers. The comparators convert the
equalized signal back to digital levels and are used to
qualify the data with the squelch circuit. The MLT-3
decoder takes the three level MLT-3 digital data from the
comparators and converts it back to normal digital data to
be used for clock and data recovery.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 8425 | T-1 Subminiature Lamps |
| 84302 | 4-Port Fast Ethernet Controller( 4端口快速以太網(wǎng)控制器) |
| 8430 | MULTILAYER Ceramic Chip Inductor |
| 843002JT15N | MULTILAYER Ceramic Chip Inductor |
| 843002JT4N7 | MULTILAYER Ceramic Chip Inductor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 842-250G | 功能描述:化學(xué)物質(zhì) SILVER PRINT - BULK 250G (8.8 OZ) LIQUID RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Adhesives 類型:Epoxy Compound 大小:1.7 oz 外殼:Plastic Tube |
| 8422-51 | 制造商:ASM-SENSOR 制造商全稱:ASM GmbH 功能描述:MEMORY HiLOGGER |
| 84225C | 功能描述:固定電感器 2200uH 0.05A Mini SMT Power RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm |
| 8-42282-1 | 功能描述:CONN RECEPT FLG FAST .250 RoHS:是 類別:連接器，互連式 >> 端子 - 快速連接，快速斷連 系列:Fastin-Faston 3D 型號(hào):160864-1.pdf 標(biāo)準(zhǔn)包裝:10,000 系列:Fastin-Faston 端子類型:標(biāo)準(zhǔn)型 類型:母頭 接片寬度:0.110"（2.79mm） 接片厚度:0.032"（0.81mm） 接片長(zhǎng)度:0.248"（6.30mm） 長(zhǎng)度 - 總體:0.551"（14.00mm） 端子:壓接 線規(guī):17-20 AWG 絕緣體:非絕緣 安裝類型:自由懸掛 特點(diǎn):- 顏色:- 包裝:帶卷 (TR) 觸點(diǎn)材料:黃銅 觸點(diǎn)表面涂層:- 絕緣體直徑:0.055" ~ 0.091"（1.40mm ~ 2.30mm） 配用:A106950-ND - CONN RCPT HSG .110 3POS NATRL925475-2-ND - CONN RCPT HSG .110 3POS BLACK925015-1-ND - CONN RCPT HSG .110 3POS NATRL925015-2-ND - CONN RCPT HSG .110 3POS BLACK880192-1-ND - CONN RCPT HSG .110 5POS NATRL880191-1-ND - CONN RCPT HSG .110/.250 5POS880137-2-ND - CONN RCPT HSG .110 3POS BLACK880107-2-ND - CONN RCPT HSG .110 8POS BLACK880106-1-ND - CONN RCPT HSG .110 7POS NATRL880106-2-ND - CONN RCPT HSG .110 7POS BLACK更多... |
| 842291-000 | 制造商:TE Connectivity 功能描述:55/031A-30-9CS2799 - Cable Rools/Shrink Tubing |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。