參數(shù)資料
型號: 84225
廠商: LSI Corporation
英文描述: Quad 100BaseTX/100BaseFX/10BaseT Physical Layer Device (Highly Integrated Ethernet Transceiver For Twisted Pair And Fiber Ethernet Applications)(四通道100BaseTX/100BaseFX/10BaseT 物理層處理器(高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器))
中文描述: 四100BaseTX/100BaseFX/10BaseT物理層裝置(高度集成的以太網(wǎng)收發(fā)器,雙絞線和光纖以太網(wǎng)的應(yīng)用)(四通道100BaseTX/100BaseFX/10BaseT物理層處理器(高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器) )
文件頁數(shù): 55/86頁
文件大?。?/td> 1297K
代理商: 84225
MD400183/A
55
84225
Table 23. Hardware Configuration
4.13 LONG CABLE
IEEE 802.3 specifies that 10BaseT and 100BaseTX
operate over twisted pair cable lengths from 0 to 100
meters. The squelch levels can be reduced by 4.5 dB if
the receive level adjust bit is appropriately set in the MI
serial port Channel Configuration register, which will allow
the 84225 to operate with up to 150 meters of twisted pair
cable. The equalizer is already designed to accomodate
between 0 to 150 meters of cable.
4.14 CLOCK
The 84225 requires a 25 MHz reference frequency for
internal signal generation in MII mode, and 50 MHz in
RMII mode. The appropriate reference frequency must
be applied to the CLKIN pin.
4.15 LED DRIVERS
The LED[3:0] outputs can all drive LED’s tied to VDD as
shown in Figure 12 and Figure 13. In addition, the
LED[3:0] outputs can drive LED’s tied to GND as well.
The LED definitions assume that the LED outputs are tied
to VDD, active low signals (otherwise the LED outputs will
indicate their respective opposite events.)
The LEDDEF pin determines the default settings for
LED[3:0]. If LEDDEF = 0, the default functions for
LED[3:0] are Link 100, Activity, Full Duplex, and Link 10,
respectively. If LEDDEF = 1, the LED functions for
LED[3:0] are forced to LINK + ACTIVITY Collision, Full
Duplex and 10/100 Mbps operation, respectively. Table 5
defines the LED functions. Table 4 defines the LED
events.
The LED[3:0] outputs can also drive other digital inputs.
Thus, LED[3:0] can also be used as digital outputs whose
function can be user defined and controlled through the
MI serial port.5V Compatible I/O Operation.
4.16 5V COMPATIBLE I/O OPERATION
The input and output pins of the 84225 are tolerant of
signal levels up to a maximum of 5.5V (including
overshoot etc.). This allows the transceiver to be
operated with 5V controllers that have TTL I/O
characteristics (0.8 to 2.0V Input levels) without the use of
levelshifters or other interfaces.
Controllers and other system components may be
operate with 5V supplies and all inter-chip signals may be
connected directly to the 84225. All required external
logic levels must retain TTL compatability since the 84225
outputs are not guaranteed to achieve higher than 2.3V
with a load of 10ma. However, the inputs of the 84225 will
tolearte TTL or CMOS logic levels being driven into the
device.
This should make replacement of the Physical Layer
transceivers in existing designs quite simple since any 5V
devices do not need to be changed.
4.17 POWER SUPPLY DECOUPLING
There are 18 VDD's and 19 GND's on the 84225.
All VDD's on each individual side should be connected
together (grouped) and tied to a power plane, as close as
possible to the 84225 supply pins. If the VDD's vary in
potential by even a small amount, noise and latchup can
result. The 84225 VDD pins should be kept to within 50
mV of each other.
All GND's should be connected as close as possible to
the device with a large ground plane. If the GND's vary in
potential by even a small amount, noise and latchup can
result. The GND pins should be kept to within 50 mV of
each other.
A 0.01-0.1uF decoupling capacitor should be connected
between the VDD group and GND on each of the 4 sides
of the 84225 as close as possible to the device pins,
preferably within 0.5 in. The value should be chosen
depending on whether the noise from VDD-GND is high
or low frequency. A conservative approach would be to
Configuration
State
Auto-
Negotiate
Speed
Duplex
Normal
(POC/RESET)
Config Pins
Enabled
Advertise
10/100
SPEED_
[3:0]=1
10MBs
Advertise
Full/Half
DPLX_
[3:0]=0
Full
ANEG=1
Complement
State
Config Pins
Disabled
ANEG=0
SPEED_
[3:0]=0
DPLX_
[3:0]=1
相關(guān)PDF資料
PDF描述
8425 T-1 Subminiature Lamps
84302 4-Port Fast Ethernet Controller( 4端口快速以太網(wǎng)控制器)
8430 MULTILAYER Ceramic Chip Inductor
843002JT15N MULTILAYER Ceramic Chip Inductor
843002JT4N7 MULTILAYER Ceramic Chip Inductor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
842-250G 功能描述:化學(xué)物質(zhì) SILVER PRINT - BULK 250G (8.8 OZ) LIQUID RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Adhesives 類型:Epoxy Compound 大小:1.7 oz 外殼:Plastic Tube
8422-51 制造商:ASM-SENSOR 制造商全稱:ASM GmbH 功能描述:MEMORY HiLOGGER
84225C 功能描述:固定電感器 2200uH 0.05A Mini SMT Power RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm
8-42282-1 功能描述:CONN RECEPT FLG FAST .250 RoHS:是 類別:連接器,互連式 >> 端子 - 快速連接,快速斷連 系列:Fastin-Faston 3D 型號:160864-1.pdf 標(biāo)準(zhǔn)包裝:10,000 系列:Fastin-Faston 端子類型:標(biāo)準(zhǔn)型 類型:母頭 接片寬度:0.110"(2.79mm) 接片厚度:0.032"(0.81mm) 接片長度:0.248"(6.30mm) 長度 - 總體:0.551"(14.00mm) 端子:壓接 線規(guī):17-20 AWG 絕緣體:非絕緣 安裝類型:自由懸掛 特點:- 顏色:- 包裝:帶卷 (TR) 觸點材料:黃銅 觸點表面涂層:- 絕緣體直徑:0.055" ~ 0.091"(1.40mm ~ 2.30mm) 配用:A106950-ND - CONN RCPT HSG .110 3POS NATRL925475-2-ND - CONN RCPT HSG .110 3POS BLACK925015-1-ND - CONN RCPT HSG .110 3POS NATRL925015-2-ND - CONN RCPT HSG .110 3POS BLACK880192-1-ND - CONN RCPT HSG .110 5POS NATRL880191-1-ND - CONN RCPT HSG .110/.250 5POS880137-2-ND - CONN RCPT HSG .110 3POS BLACK880107-2-ND - CONN RCPT HSG .110 8POS BLACK880106-1-ND - CONN RCPT HSG .110 7POS NATRL880106-2-ND - CONN RCPT HSG .110 7POS BLACK更多...
842291-000 制造商:TE Connectivity 功能描述:55/031A-30-9CS2799 - Cable Rools/Shrink Tubing