參數(shù)資料
型號(hào): 84225
廠商: LSI Corporation
英文描述: Quad 100BaseTX/100BaseFX/10BaseT Physical Layer Device (Highly Integrated Ethernet Transceiver For Twisted Pair And Fiber Ethernet Applications)(四通道100BaseTX/100BaseFX/10BaseT 物理層處理器(高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器))
中文描述: 四100BaseTX/100BaseFX/10BaseT物理層裝置(高度集成的以太網(wǎng)收發(fā)器,雙絞線和光纖以太網(wǎng)的應(yīng)用)(四通道100BaseTX/100BaseFX/10BaseT物理層處理器(高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器) )
文件頁(yè)數(shù): 32/86頁(yè)
文件大?。?/td> 1297K
代理商: 84225
32
MD400183/A
84225
whenever they make a transition or change value, and
they stay latched until they are read. After R/LT bits are
read, they are updated to their current value. The R/LT bits
can also be programmed to assert the interrupt function
as described in the Interrupt section.
Table 6. MI Register Bit Type Definition
Symbol
Name
Definition
Write Cycle
Input
Read Cycle
No Operation,
Hi Z
W
Write
R
Read
No Operation, Hi
Z
Output
R/W
Read/Write
Input
Output
R/
WSC
Read/
Write
Self Clear-
ing
Input
Clears Itself
After Opera-
tion Com-
pleted
Output
R/LL
Read/
Latching
Low
No Operation,
Hi Z
Output
When Bit Goes
Low,
Bit Latched.
When Bit Is
Read, Bit
Updated.
R/LH
Read/
Latching
High
No Operation,
Hi Z
Output
When Bit Goes
High,
Bit Latched.
When Bit Is
Read, Bit
Updated.
R/LT Read/
Latching
on Transi-
tion
No Operation,
Hi Z
Output
When Bit
Transitions,
Bit Latched And
Interrupt Set
When Bit Is
Read, Interrupt
Cleared And Bit
Updated.
2.25.5 Frame Structure
The structure of the serial port frame is shown in Table 7
and a timing diagram is shown in Figure 10. Each serial
port access cycle consists of 32 bits (or 720 bits if multiple
register access is enabled and REGAD[4:0]=11111),
exclusive of idle. The first 16 bits of the serial port cycle
are always write bits and are used for addressing. The last
16/704 bits are from one/all of the 4 x 11 data registers.
The first 2 bits in Table 7 and Figure 10 are start bits and
need to be written as a 01 for the serial port cycle to
continue. The next 2 bits are read and write bits which
determine whether the accessed data register bits will be
read or write. The next 5 bits are device addresses. The 3
most significant bits must match the values on pins
PHYAD[4:2] and the 2 least significant bits select one of
four channels for access. The next 5 bits are register
address select bits which select one of the eleven
registers for access. The next 2 bits are turnaround bits
which are not an actual register bits but extra time to
switch MDIO from write to read if necessary. The final 16
bits of the MI serial port cycle (or 704 bits if multiple
register access is enabled and REGAD[4:0]=11111) come
from the specific data register designated by the register
address bits REGAD[4:0].
2.25.6 Register Structure
The 84225 has eleven 16 bit registers for each channel.
All eleven registers are available for setting configuration
inputs and reading status outputs. A map of the registers
is shown in Table 8. The eleven registers consist of six
registers that are defined by IEEE 802.3 specifications
(Registers 0-5) and five registers that are unique to the
84225 (Registers 16-20).
The structure and bit definition of the Control Register is
shown in Table 9. This register stores various
configuration inputs and its bit definition complies with the
IEEE 802.3 specifications.
相關(guān)PDF資料
PDF描述
8425 T-1 Subminiature Lamps
84302 4-Port Fast Ethernet Controller( 4端口快速以太網(wǎng)控制器)
8430 MULTILAYER Ceramic Chip Inductor
843002JT15N MULTILAYER Ceramic Chip Inductor
843002JT4N7 MULTILAYER Ceramic Chip Inductor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
842-250G 功能描述:化學(xué)物質(zhì) SILVER PRINT - BULK 250G (8.8 OZ) LIQUID RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Adhesives 類(lèi)型:Epoxy Compound 大小:1.7 oz 外殼:Plastic Tube
8422-51 制造商:ASM-SENSOR 制造商全稱(chēng):ASM GmbH 功能描述:MEMORY HiLOGGER
84225C 功能描述:固定電感器 2200uH 0.05A Mini SMT Power RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類(lèi)型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm
8-42282-1 功能描述:CONN RECEPT FLG FAST .250 RoHS:是 類(lèi)別:連接器,互連式 >> 端子 - 快速連接,快速斷連 系列:Fastin-Faston 3D 型號(hào):160864-1.pdf 標(biāo)準(zhǔn)包裝:10,000 系列:Fastin-Faston 端子類(lèi)型:標(biāo)準(zhǔn)型 類(lèi)型:母頭 接片寬度:0.110"(2.79mm) 接片厚度:0.032"(0.81mm) 接片長(zhǎng)度:0.248"(6.30mm) 長(zhǎng)度 - 總體:0.551"(14.00mm) 端子:壓接 線規(guī):17-20 AWG 絕緣體:非絕緣 安裝類(lèi)型:自由懸掛 特點(diǎn):- 顏色:- 包裝:帶卷 (TR) 觸點(diǎn)材料:黃銅 觸點(diǎn)表面涂層:- 絕緣體直徑:0.055" ~ 0.091"(1.40mm ~ 2.30mm) 配用:A106950-ND - CONN RCPT HSG .110 3POS NATRL925475-2-ND - CONN RCPT HSG .110 3POS BLACK925015-1-ND - CONN RCPT HSG .110 3POS NATRL925015-2-ND - CONN RCPT HSG .110 3POS BLACK880192-1-ND - CONN RCPT HSG .110 5POS NATRL880191-1-ND - CONN RCPT HSG .110/.250 5POS880137-2-ND - CONN RCPT HSG .110 3POS BLACK880107-2-ND - CONN RCPT HSG .110 8POS BLACK880106-1-ND - CONN RCPT HSG .110 7POS NATRL880106-2-ND - CONN RCPT HSG .110 7POS BLACK更多...
842291-000 制造商:TE Connectivity 功能描述:55/031A-30-9CS2799 - Cable Rools/Shrink Tubing