- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9673 > AD9548BCPZ (Analog Devices Inc)IC CLOCK GEN/SYNCHRONIZR 88LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9548BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/112頁 |
| 文件大小： | 0K |
| 描述： | IC CLOCK GEN/SYNCHRONIZR 88LFCSP |
| 產(chǎn)品變化通告： | AD9548 Mask Change 20/Oct/2010 |
| 標(biāo)準包裝： | 1 |
| 類型： | 時鐘/頻率發(fā)生器，同步器 |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，SONET/SDH，Stratum |
| 輸入： | CMOS，LVDS，LVPECL |
| 輸出： | CMOS，LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 750kHz |
| 電源電壓： | 1.71 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 88-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 88-LFCSP-VQ（12x12） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
AD9548
Data Sheet
Rev. E | Page 102 of 112
NONVOLATILE MEMORY (EEPROM) CONTROL (REGISTER 0x0E00 TO REGISTER 0x0E03)
Table 142. EEPROM Control
Address
Bits
Bit Name
Description
0x0E00
[7:2]
Unused
[1]
Half rate mode
EEPROM serial communication rate.
0 (default) = 400 kHz (normal).
1 = 200 kHz.
[0]
Write enable
EEPROM write enable/protect.
0 (default) = EEPROM write protected.
1 = EEPROM write enabled.
0x0E01
[7:5]
Unused
[4:0]
Condition value
When set to a nonzero value (default = 0), these bits establish the condition for
EEPROM downloads.
0x0E02
[7:1]
Unused
[0]
Save to EEPROM
Upload data to the EEPROM based on the EEPROM storage sequence. This is an
autoclearing bit. When an EEPROM save/load transfer is complete, wait a minimum of
10 μs before starting the next EEPROM save/load transfer.
0x0E03
[7:2]
Unused
[1]
Load from EEPROM
Download data from the EEPROM. This is an autoclearing bit. When an EEPROM
save/load transfer is complete, wait a minimum of 10 μs before starting the next
EEPROM save/load transfer.
[0]
Unused
EEPROM STORAGE SEQUENCE (REGISTER 0x0E10 TO REGISTER 0x0E3F)
The default settings of Register 0x0E10 to Register 0x0E33 embody a sample scratch pad instruction sequence. The following is a
description of the register defaults under the assumption that the controller has been instructed to carry out an EEPROM storage
sequence.
Table 143. EEPROM Storage Sequence for System Clock Settings
Address
Bits
Bit Name
Description
0x0E10
[7:0]
System clock
The default value of this register is 0x08, which the controller interprets as a data
instruction. Its decimal value is 8, which tells the controller to transfer nine bytes of
data (8 + 1) beginning at the address specified by the next two bytes. The
controller stores 0x08 in the EEPROM and increments the EEPROM address pointer.
0x0E11
[7:0]
System clock
The default value of these two registers is 0x0100. Note that Register 0x0E11 and
Register 0x0E12 are the most significant and least significant bytes of the target
address, respectively. Because the previous register contains a data instruction,
these two registers define a starting address (in this case, 0x0100). The controller
stores 0x0100 in the EEPROM and increments the EEPROM pointer by 2. It then
transfers nine bytes from the register map (beginning at Address 0x0100) to the
EEPROM and increments the EEPROM address pointer by 10 (nine data bytes and
one checksum byte). The nine bytes transferred correspond to the system clock
parameters in the register map.
0x0E12
[7:0]
0x0E13
[7:0]
I/O update
The default value of this register is 0x80, which the controller interprets as an I/O
update instruction. The controller stores 0x80 in the EEPROM and increments the
EEPROM address pointer.
Table 144. EEPROM Storage Sequence for System Clock Calibration
Address
Bits
Bit Name
Description
0x0E14
[7:0]
SYSCLK calibrate
The default value of this register is 0xA0, which the controller interprets as a
calibrate instruction. The controller stores 0xA0 in the EEPROM and increments the
EEPROM address pointer.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V375C36M150BL3 | CONVERTER MOD DC/DC 36V 150W |
| MAX3676EHJ+ | IC CLOCK RECOVERY 32-TQFP |
| ADN2813ACPZ | IC CLK/DATA REC 1.25GBPS 48LFCSP |
| AD800-52BRZ | IC CLK\DATA RECOVERY PLL 20SOIC |
| SY87700VZH | IC CLK/DATA RECOVERY 3.3V 28SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9548BCPZ-REEL7 | 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| AD9548XCPZ | 制造商:Analog Devices 功能描述: |
| AD9549 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
| AD9549/PCBZ | 制造商:Analog Devices 功能描述:DUAL INPUT NETWORK CLOCK GEN/SYNCHRONIZER - Bulk |
| AD9549A/PCBZ | 功能描述:BOARD EVALUATION FOR AD9549A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。