DAI _P20–1 I/O/T (ipu) High-Z Digital Applications Interf" />
參數(shù)資料
型號(hào)： ADSP-21469KBCZ-4
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 6/72頁(yè)
文件大小： 0K
描述： IC DSP 32/40BIT 450MHZ 324BGA
產(chǎn)品變化通告： Pin Function Change 08/Mar/2012
標(biāo)準(zhǔn)包裝： 1
系列： SHARC®
類型： 浮點(diǎn)
接口： DAI，DPI，EBI/EMI，I²C，SCI，SPI，SSP，UART/USART
時(shí)鐘速率： 450MHz
非易失內(nèi)存： 外部
芯片上RAM： 5Mb
電壓 - 輸入/輸出： 3.30V
電壓 - 核心： 1.10V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 324-BGA，CSPBGA
供應(yīng)商設(shè)備封裝： 324-CSPBGA
包裝： 托盤
Rev. 0
|
Page 14 of 72
|
June 2010
ADSP-21469
DAI _P20–1
I/O/T (ipu)
High-Z
Digital Applications Interface. These pins provide the physical interface to the DAI
SRU. The DAI SRU configuration registers define the combination of on-chip audio-
centric peripheral inputs or outputs connected to the pin and to the pin’s output
enable. The configuration registers of these peripherals then determine the exact
behavior of the pin. Any input or output signal present in the DAI SRU may be routed
to any of these pins. The DAI SRU provides the connection from the serial ports, the
S/PDIF module, input data ports (2), and the precision clock generators (4), to the
DAI_P20–1 pins.
DPI _P14–1
I/O/T (ipu)
High-Z
Digital Peripheral Interface. These pins provide the physical interface to the DPI
SRU. The DPI SRU configuration registers define the combination of on-chip
peripheral inputs or outputs connected to the pin and to the pin’s output enable. The
configuration registers of these peripherals then determines the exact behavior of
the pin. Any input or output signal present in the DPI SRU may be routed to any of
these pins. The DPI SRU provides the connection from the timers (2), SPIs (2), UART
(1), flags (12), and general-purpose I/O (9) to the DPI_P14–1 pins.
LDAT07–0
LDAT17–0
I/O/T (ipd)
High-Z
Link Port Data (Link Ports 0–1). When configured as a transmitter, the port drives
both the data lines.
LCLK0
LCLK1
I/O/T (ipd)
High-Z
Link Port Clock (Link Ports 0–1). Allows asynchronous data transfers. When
configured as a transmitter, the port drives LCLKx lines. An external 25 k
pull-down
resistor is required for the proper operation of this pin.
LACK0
LACK1
I/O/T (ipd)
High-Z
Link Port Acknowledge (Link Port 0–1). Provides handshaking. When the link ports
are configured as a receiver, the port drives the LACKx line. An external 25 k
pull-
down resistor is required for the proper operation of this pin.
THD_P
I
Thermal Diode Anode. If unused, can be left floating.
THD_M
O
Thermal Diode Cathode. If unused, can be left floating.
MLBCLK1
I (ipd)
Media Local Bus Clock. This clock is generated by the MLB controller that is synchro-
nized to the MOST network and provides the timing for the entire MLB interface.
49.152 MHz at Fs = 48 kHz. If unused, can be left floating.
MLBDAT1
I/O/T (ipd) in 3 pin
mode. I/T (ipd) in 5
pin mode.
High-Z
Media Local Bus Data. The MLBDAT line is driven by the transmitting MLB device
and is received by all other MLB devices including the MLB controller. The MLBDAT
line carries the actual data. In 5-pin MLB mode, this pin is an input only. If unused,
can be left floating.
MLBSIG1
I/O/T (ipd) in 3 pin
mode.
I/T(ipd) in 5 pin
mode.
High-Z
Media Local Bus Signal. This is a multiplexed signal which carries the Channel/
Address generated by the MLB Controller, as well as the Command and RxStatus
bytes from MLB devices. In 5-pin mode, this pin is an input only. If unused, can be left
floating.
MLBDO1
O/T (ipd)
High-Z
Media Local Bus Data Output (in 5 pin mode). This pin is used only in 5-pin MLB
mode. This serves as the output data pin in 5-pin mode. If unused, can be left floating.
O/T (ipd)
High-Z
Media Local Bus Signal Output (in 5 pin mode). This pin is used only in 5-pin MLB
mode. This serves as the output signal pin in 5-pin mode. If unused, can be left
floating.
Table 9. Pin Descriptions (Continued)
Name
Type
State During/
After Reset
Description
The following symbols appear in the Type column of Table 9: A = asynchronous, I = input, O = output, S = synchronous, A/D = active drive,
O/D = open-drain, and T = three-state, ipd = internal pull-down resistor, ipu = internal pull-up resistor.
The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels.
To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be
enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between 26 k
–63 k. The range
of an ipd resistor can be between 31 k
–85 k.
In this table, the DDR2 pins are SSTL18 compliant. All other pins are LVTTL compliant.
相關(guān)PDF資料
PDF描述
TAJB105M035ANJ CAP TANT 1UF 35V 20% 1210
YNV12T05-G CONVERTER DC-DC 12V 5A SIP
VE-2W1-CY-F3 CONVERTER MOD DC/DC 12V 50W
ADSP-21469KBCZ-3 IC DSP 32/40BIT 400MHZ 324BGA
DS1620S+ IC THERMOMETER/STAT DIG 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP21469KBCZENG 制造商:Analog Devices 功能描述:
ADSP-21469KBCZ-ENG 制造商:Analog Devices 功能描述:FXD PT PROC - Trays
ADSP-21469KBCZ-X 制造商:Analog Devices 功能描述:FXD PT PROC - Trays
ADSP-21469KBZ-EN 制造商:Analog Devices 功能描述:
ADSP-21469KBZ-ENG 制造商:Analog Devices 功能描述:DSP FLOATING PT 32-BIT/40-BIT 450MHZ 450MIPS - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*