- 您現(xiàn)在的位置：買賣IC網 > PDF目錄366550 > AM79C974 (Advanced Micro Devices, Inc.) PCnetTM-SCSI Combination Ethernet and SCSI Controller for PCI Systems PDF資料下載
參數資料
| 型號： | AM79C974 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | PCnetTM-SCSI Combination Ethernet and SCSI Controller for PCI Systems |
| 中文描述： | PCnetTM -的SCSI結合以太網和SCSI控制器PCI系統(tǒng) |
| 文件頁數： | 136/153頁 |
| 文件大?。?/td> | 838K |
| 代理商： | AM79C974 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁當前第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁
AMD
A M E N D M E N T
2
Am79C974
Page 19
(Reprinted as page 9 of this amendment)
PIN DESCRIPTION,
GNTA
Add after the second paragraph:
The Am79C974 supports bus parking. When the PCI bus is idle and the system arbiter asserts
GNTA
without an active
REQA
from the Am79C974 controller, the Am79C794 will actively drive the AD[31:00], C/
BE
[3:0], and PAR lines.
Page 20
Note that
INTA
and
INTB
are both open drain pins.
Page 24
Note that
ATN
is open drain.
Page 25
The number of each type of power pin is incorrect. The numbers should be:
— V
DD
/DV
DD
, Digital Power, 5 pins
— V
DDB
/V
DDBS
, I/O Buffer Power, 5 pins
— V
SS
/DV
SS
Digital Ground, 9 pins
— V
SSB
/V
SSBS
, I/O Buffer Ground, 11 pins
Page 30
The second sentence should read, “It is a single cycle, non-burst 8-bit, 16-bit, or 32-bit transfer which is initiated by the
host CPU.” (The original omitted “8-bit”).
Page 32
(Reprinted as page 10 of this amendment)
In Figure 6, data on the AD lines should be driven during clock 6 and the second instance of PAR should be driven
during clock 7. In each case this is one cycle earlier than what is shown in the figure.
Page 35
Line 2, change “type 15” to
“type 14”
.
Page 39
(Reprinted as page 11 of this amendment)
Replace the last two sentences with the following:
“For SCSI, when target aborts,
INTA
will not be asserted, but the ABORT bit (bit 2 of the DMA status register at offset
54h) is set. For either Ethernet or SCSI a target abort causes RTABORT (bit 12) of the status register in the appropriate
PCI configuration space to be set.” (The original stated that
INTA
will be asserted.)
Page 42
(Reprinted as page 12 of this amendment)
Replace the last sentence with the following:
“For SCSI, when the master aborts,
INTA
will not be asserted, but the ABORT bit (bit 2 of the DMA status register at
offset 54h) is set. For either Ethernet or SCSI a master abort causes RMABORT (bit 13) of the status register in the
appropriate PCI configuration space to be set.” (The original stated that
INTA
will be asserted.)
相關PDF資料 |
PDF描述 |
|---|---|
| AM79C974KCW | PCnetTM-SCSI Combination Ethernet and SCSI Controller for PCI Systems |
| AM79C975 | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C973 | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C973KCW | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C975KCW | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AM79C974KC | 制造商:Advanced Micro Devices 功能描述: |
| AM79C974KC/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C974KCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnetTM-SCSI Combination Ethernet and SCSI Controller for PCI Systems |
| AM79C975 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
發(fā)布緊急采購，3分鐘左右您將得到回復。