參數(shù)資料
型號(hào)： AM79C974
廠商： Advanced Micro Devices, Inc.
英文描述： PCnetTM-SCSI Combination Ethernet and SCSI Controller for PCI Systems
中文描述： PCnetTM -的SCSI結(jié)合以太網(wǎng)和SCSI控制器PCI系統(tǒng)
文件頁(yè)數(shù)： 85/153頁(yè)
文件大?。?/td> 838K
代理商： AM79C974
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)當(dāng)前第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)
P R E L I M I N A R Y
AMD
85
Am79C974
switch to the Message In phase or if the Target discon-
nects from the SCSI bus. This command does not utilize
the Internal State Register ((B)+18h).
Message Accepted Command
(Command Code 12h)
The Message Accepted Command is used to release
the
ACK
signal. This command is normally used to com-
plete a Message In handshake. Upon execution of this
command the device generates a Service Request in-
terrupt after
REQ
is asserted by the Target.
After the device has received the last byte of message, it
keeps the
ACK
signal asserted. This allows the device
to either accept or reject the message. To accept the
message, Message Accepted Command is issued. To
reject the message the
ATN
signal must be asserted
(with the help of the Set
ATN
Command) before issuing
the Message Accepted Command. In either case, the
Message Accepted Command has to be issued to re-
lease the
ACK
signal.
Transfer Pad Bytes Command
(Command Code 18h/98h)
The Transfer Pad Bytes Command is used to recover
from an error condition. This command is similar to the
Information Transfer Command, only the information
bytes consists of null data. It is used when the Target ex-
pects more data bytes than the Initiator has to send. It is
also used when the Initiator receives more information
than expected from the Target.
When sending data to the SCSI bus, the SCSI FIFO is
loaded with null bytes which are sent out to the SCSI
bus. Although an actual DMA request is not made, DMA
interface must be enabled when pad bytes are transmit-
ted since the Am79C974 uses the Current Transfer
Count Register to terminate transmission.
This command terminates under the same conditions as
the Information Transfer Command, but the device does
not keep the
ACK
signal asserted during the last byte of
the Message In phase. Should this command terminate
prematurely due to a Disconnect or a phase change be-
fore the Current Transfer Count Register decrements to
zero, the SCSI FIFO may contain residual Pad bytes.
Set
ATN
Command
(Command Code 1Ah)
The Set
ATN
Command is used to drive the
ATN
signal
active on the SCSI bus. An interrupt is not generated at
the end of this command. The
ATN
signal is deasserted
before asserting the
ACK
signal during the last byte of
the Message Out phase.
Note: The
ATN
signal is asserted by the device without
this command in the following cases:
If any select with
ATN
command is issued and the
arbitration is won.
An Initiator needs the Target’s attention to send a
message. The
ATN
signal is asserted before
deasserting the
ACK
signal.
Reset
ATN
Command
(Command Code 1Bh)
The Reset
ATN
Command is used to deassert the
ATN
signal on the SCSI bus. An interrupt is not generated at
the end of this command. This command is used only
when interfacing with devices that do not support the
Common Command Set (CCS). These older devices do
not deassert their
ATN
signal automatically on the last
byte of the Message Out phase. This device does deas-
sert its
ATN
signal automatically on the last byte of the
Message Out phase.
Idle State Commands
The Idle State Commands can be issued to the device
only when the device is disconnected from the SCSI
bus. If these commands are issued to the device when it
is logically connected to the SCSI bus, the commands
are ignored, an Invalid Command interrupt is generated,
and the Command Register (CMDREG) is cleared.
Select Without
ATN
Steps Command
(Command Code 41h/C1h)
The Select without
ATN
Steps Command is used by the
Initiator to select a Target. When this command is is-
sued, the device arbitrates for the control of the SCSI
bus. When the device wins arbitration, it selects the Tar-
get device and transfers the Command Descriptor Block
(CDB). Before issuing this command the SCSI Timeout
Register
(STIMREG),
(CNTLREG1), and the SCSI Destination ID Register
(SDIDREG) must be set to the proper values. If DMA is
enabled, the Start Transfer Count Register (STCREG)
must be set to the total length of the command. If DMA is
not enabled, the data must be loaded into the FIFO be-
fore issuing this command. This command will be termi-
nated early if the SCSI Timeout Register times out, if the
Target does not go to the Command Phase following the
Selection Phase, or if the Target exits the Command
Phase prematurely. A Successful Operation interrupt
will be generated following normal command execution.
Control
Register
One
Select With
ATN
Steps Command
(Command Code 42h/C2h)
The Select with
ATN
Steps Command is used by the In-
itiator to select a Target. When this command is issued,
the device arbitrates for the control of the SCSI bus.
When the device wins arbitration, it selects the Target
device with the
ATN
signal asserted and transfers the
Command Descriptor Block (CDB) and a one byte mes-
sage. Before issuing this command the SCSI Timeout
Register
(STIMREG),
(CNTLREG1) and the SCSI Destination ID Register
(SDIDREG) must be set to the proper values. If DMA is
enabled, the Start Transfer Count Register (STCREG)
must be set to the total length of the command and mes-
sage. If DMA is not enabled, the data must be loaded
Control
Register
One
相關(guān)PDF資料
PDF描述
AM79C974KCW PCnetTM-SCSI Combination Ethernet and SCSI Controller for PCI Systems
AM79C975 PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY
AM79C973 PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY
AM79C973KCW PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY
AM79C975KCW PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C974KC 制造商:Advanced Micro Devices 功能描述:
AM79C974KC/W 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:LAN Node Controller
AM79C974KCW 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:PCnetTM-SCSI Combination Ethernet and SCSI Controller for PCI Systems
AM79C975 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*