Contents
CY8C24xxx Preliminary Data Sheet
4
Document No. 38-12011 Rev. *E
December 22, 2003
3.5.5
3.5.6
3.5.7
3.5.8
3.5.9
3.5.10
Destination Indexed.......................................................................................43
Destination Direct Source Immediate ............................................................43
Destination Indexed Source Immediate.........................................................43
Destination Direct Source Direct....................................................................44
Source Indirect Post Increment......................................................................44
Destination Indirect Post Increment...............................................................44
Register Definitions..............................................................................................................45
3.6.1
CPU_F (Flag) Register ..................................................................................45
3.6
4. Supervisory ROM (SROM)
......................................................................................47
4.1
Architectural Description......................................................................................................47
4.1.1
Additional SROM Feature..............................................................................48
4.1.2
SROM Function Descriptions.........................................................................48
4.2
Register Definitions..............................................................................................................51
4.2.1
CPU_SCR1 Register .....................................................................................51
4.3
Clocking...............................................................................................................................51
5. Interrupt Controller
.................................................................................................53
5.1
Architectural Description......................................................................................................54
5.2
Register Definitions..............................................................................................................55
5.2.1
INT_CLRx Register........................................................................................55
5.2.2
INT_MSKx Register.......................................................................................55
5.2.3
INT_VC Register............................................................................................55
5.2.4
CPU_F Register.............................................................................................55
6. General Purpose IO (GPIO)
....................................................................................57
6.1
Architectural Description......................................................................................................57
6.1.1
Digital IO........................................................................................................57
6.1.2
Global IO........................................................................................................57
6.1.3
Analog IO.......................................................................................................58
6.1.4
GPIO Block Interrupts....................................................................................58
6.2
Register Definitions..............................................................................................................60
6.2.1
PRTxDR Registers.........................................................................................60
6.2.2
PRTxIE Registers ..........................................................................................60
6.2.3
PRTxGS Registers.........................................................................................60
6.2.4
PRTxDMx Registers ......................................................................................60
6.2.5
PRTxICx Registers ........................................................................................61
7. Analog Output Drivers
............................................................................................63
7.1
Architectural Description......................................................................................................63
7.2
Register Definitions.............................................................................................................63
7.2.1
ABF_CR0 Register ........................................................................................63
8. Internal Main Oscillator (IMO)
.................................................................................65
8.1
Architectural Description......................................................................................................65
8.2
Register Definitions..............................................................................................................65
8.2.1
IMO_TR Register...........................................................................................65
9. Internal Low Speed Oscillator (ILO)
........................................................................67
9.1
Architectural Description......................................................................................................67
9.2
Register Definitions..............................................................................................................67
9.2.1
ILO_TR Register............................................................................................67
10. 32 kHz Crystal Oscillator (ECO)
..............................................................................69
10.1
Architectural Description......................................................................................................69
10.1.1
ECO External Components............................................................................70
10.2
Register Definitions..............................................................................................................70