December 22, 2003
Document No. 38-12011 Rev. *E
9
CY8C24xxx Preliminary Data Sheet
Contents
20. Analog Input Configuration
...................................................................................245
20.1
Register Definitions............................................................................................................245
20.1.1
AMX_IN Register .........................................................................................245
20.1.2
ABF_CR0 Register.......................................................................................245
20.2
Architectural Description ....................................................................................................246
21. Analog Reference
.................................................................................................247
21.1
Architectural Description ....................................................................................................247
21.2
Register Definitions............................................................................................................248
21.2.1
ARF_CR Register ........................................................................................248
22. Switched Capacitor Block
.....................................................................................249
22.1
Architectural Description ...................................................................................................250
22.2
Application Description.......................................................................................................251
22.3
Register Definitions............................................................................................................251
22.3.1
ASCxxCR0 Register.....................................................................................252
22.3.2
ASCxxCR1 Register.....................................................................................252
22.3.3
ASCxxCR2 Register.....................................................................................252
22.3.4
ASCxxCR3 Register.....................................................................................253
22.3.5
ASDxxCR0 Register.....................................................................................253
22.3.6
ASDxxCR1 Register.....................................................................................253
22.3.7
ASDxxCR2 Register.....................................................................................253
22.3.8
ASDxxCR3 Register.....................................................................................254
23. Continuous Time Block
.........................................................................................255
23.1
Architectural Description ....................................................................................................255
23.2
Register Definitions............................................................................................................257
23.2.1
ACBxxCR0 Register.....................................................................................257
23.2.2
ACBxxCR1 Register.....................................................................................257
23.2.3
ACBxxCR2 Register.....................................................................................257
23.2.4
ACBxxCR3 Register.....................................................................................257
SECTION F SYSTEM RESOURCES
Top-Level System Resources Architecture ....................................................................................261
System Resources Register Summary ..........................................................................................262
261
24. Digital Clocks
.......................................................................................................263
24.1
Architectural Description ....................................................................................................263
24.1.1
Internal Main Oscillator ................................................................................263
24.1.2
Internal Low Speed Oscillator......................................................................264
24.1.3
32 kHz Crystal Oscillator..............................................................................264
24.1.4
External Clock..............................................................................................264
24.2
Register Definitions............................................................................................................266
24.2.1
INT_CLR0 Register......................................................................................266
24.2.2
INT_MSK0 Register.....................................................................................266
24.2.3
OSC_CR0 Register......................................................................................266
24.2.4
OSC_CR1 Register......................................................................................267
24.2.5
OSC_CR2 Register......................................................................................267
24.2.6
OSC_CR3 Register......................................................................................268
24.2.7
OSC_CR4 Register......................................................................................268
25. Multiply Accumulate (MAC)
...................................................................................269
25.1
Architectural Description ....................................................................................................269
25.2
Application Description.......................................................................................................270
25.2.1
Multiplication with No Accumulation.............................................................270
25.2.2
Accumulation After Multiplication.................................................................270