- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄171234 > DSPA56371 (飛思卡爾半導(dǎo)體(中國)有限公司) SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs PDF資料下載
參數(shù)資料
| 型號： | DSPA56371 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| 中文描述： | SigmaDSP的28-/56-Bit音頻處理器雙ADC和4個(gè)DAC |
| 文件頁數(shù)： | 48/124頁 |
| 文件大?。?/td> | 1752K |
| 代理商： | DSPA56371 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁
DSP56371 Overview
Freescale Semiconductor
DSP56371 Technical Data
3
DSP56300 modular chassis
—
181 Million Instructions Per Second (MIPS) with a 181 MHz clock at an internal logic supply (QVDDL) of 1.25V.
—
Object Code Compatible with the 56K core.
—
Data ALU with a 24 x 24 bit multiplier-accumulator and a 56-bit barrel shifter. 16-bit arithmetic support.
—
Program Control with position independent code support and instruction patch support.
—
EFCOP running concurrently with the core, capable of executing 181 million filter taps per second at peak
performance.
—
Six-channel DMA controller.
—
Low jitter, PLL based clocking with a wide range of frequency multiplications (1 to 255), predivider factors (1 to 31)
and power saving clock divider (2i: i=0 to 7). Reduces clock noise.
—
Internal address tracing support and OnCE for Hardware/Software debugging.
—
JTAG port.
—
Very low-power CMOS design, fully static design with operating frequencies down to DC.
—
STOP and WAIT low-power standby modes.
On-chip Memory Configuration
—
48Kx24 Bit Y-Data RAM and 32Kx24 Bit Y-Data ROM.
—
36Kx24 Bit X-Data RAM and 32Kx24 Bit X-Data ROM.
—
64Kx24 Bit Program and Bootstrap ROM.
—
4Kx24 Bit Program RAM.
—
PROM patching mechanism.
—
Up to 32Kx24 Bit from Y Data RAM and 8Kx24 Bit from X Data RAM can be switched to Program RAM resulting in
up to 44Kx24 Bit of Program RAM.
Peripheral modules
—
Enhanced Serial Audio Interface (ESAI): up to 4 receivers and up to 6 transmitters, master or slave. I2S, Left
justified, Right justified, Sony, AC97, network and other programmable protocols.
—
Enhanced Serial Audio Interface I (ESAI_1): up to 4 receivers and up to 6 transmitters, master or slave. I2S, Left
justified, Right justified, Sony, AC97, network and other programmable protocols.
—
Serial Host Interface (SHI): SPI and I2C protocols, multi master capability in I2C mode, 10-word receive FIFO,
support for 8, 16 and 24-bit words.
—
Triple Timer module (TEC).
—
11 dedicated GPIO pins
—
Digital Audio Transmitter (DAX): 1 serial transmitter capable of supporting the SPDIF, IEC958, CP-340 and
AES/EBU digital audio formats.
—
Pins of unused peripherals (except SHI) may be programmed as GPIO lines.
2.3
DSP56371 Audio Processor Architecture
This section defines the DSP56371 audio processor architecture. The audio processor is composed of the following units:
The DSP56300 core is composed of the Data ALU, Address Generation Unit, Program Controller, DMA Controller,
Memory Module Interface, Peripheral Module Interface and the On-Chip Emulator (OnCE). The DSP56300 core is
described in the document DSP56300 24-Bit Digital Signal Processor Family Manual, Motorola publication
DSP56300FM/AD.
Phased Lock Loop and Clock Generator
Memory modules.
Peripheral modules. The peripheral modules are defined in the following sections.
Memory sizes in the block diagram are defaults. Memory may be differently partitioned, according to the memory mode of the
chip. See Section 2.4.7 On-Chip Memory for more details about memory size.
2.4
DSP56300 Core Functional Blocks
The DSP56300 core provides the following functional blocks:
Data arithmetic logic unit (Data ALU)
Address generation unit (AGU)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSR-09 | PIANO DIP SWITCH-9SWITCHES, SPST, LATCHED,0.05A, 24VDC, THROUGH HOLE-STRAIGHT |
| DA-12 | PIANO DIP SWITCH-12SWITCHES, SPST, LATCHED,0.05A, 24VDC, THROUGH HOLE-RIGHT ANGLE |
| DP-10T | PIANO DIP SWITCH-10SWITCHES, SPST, LATCHED,0.05A, 24VDC, THROUGH HOLE-RIGHT ANGLE |
| DS-03T | PIANO DIP SWITCH-3SWITCHES, SPST, LATCHED,0.05A, 24VDC, THROUGH HOLE-STRAIGHT |
| DS-06 | PIANO DIP SWITCH-6SWITCHES, SPST, LATCHED,0.05A, 24VDC, THROUGH HOLE-STRAIGHT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSPA56371AF150 | 制造商:Freescale Semiconductor 功能描述:DSP FIXED-POINT 24-BIT 150MHZ 150MIPS 80-PIN LQFP TRAY - Trays |
| DSPA56371AF180 | 制造商:Freescale Semiconductor 功能描述:DSP FIXED-POINT 24-BIT 181MHZ 181MIPS 80-PIN LQFP TRAY - Trays |
| DSPA56720AG | 制造商:Freescale Semiconductor 功能描述:DSP FIXED-POINT 24-BIT 200MHZ 200MIPS 144-PIN LQFP TRAY - Trays |
| DSPA56721AF | 制造商:Freescale Semiconductor 功能描述:DSP FIXED-POINT 24-BIT 200MHZ 200MIPS 80-PIN LQFP TRAY - Bulk |
| DSPA56721AG | 制造商:Freescale Semiconductor 功能描述:AUD PROCESSOR 144LQFP - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。