- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄171234 > DSPA56371 (飛思卡爾半導(dǎo)體(中國)有限公司) SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs PDF資料下載
參數(shù)資料
| 型號： | DSPA56371 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| 中文描述： | SigmaDSP的28-/56-Bit音頻處理器雙ADC和4個DAC |
| 文件頁數(shù)： | 58/124頁 |
| 文件大?。?/td> | 1752K |
| 代理商： | DSPA56371 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當(dāng)前第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁
Serial Host Interface SPI Protocol Timing
Freescale Semiconductor
DSP56371 Technical Data
39
12
Serial Host Interface SPI Protocol Timing
Table 20. Serial Host Interface SPI Protocol Timing
No.
Characteristics1
Mode
Min
Max
Unit
23
Minimum serial clock cycle = tSPICC(min)
Master
79.0
—
ns
24
Serial clock high period
Master
29.5
—
ns
Slave
25.8
—
ns
25
Serial clock low period
Master
29.5
—
ns
Slave
25.8
—
ns
26
Serial clock rise/fall time
Master
—
10
ns
Slave
—
10
ns
27
SS assertion to first SCK edge
CPHA = 0
Slave
34.4
—
ns
CPHA = 1
Slave
10
—
ns
28
Last SCK edge to SS not asserted
Slave
12
—
ns
29
Data input valid to SCK edge (data input set-up time)
Master/Slave
0
—
ns
30
SCK last sampling edge to data input not valid
Master/Slave
22.4
—
ns
31
SS assertion to data out active
Slave
5
—
ns
32
SS deassertion to data high impedance2
Slave
—
9
ns
33
SCK edge to data out valid
(data out delay time)
Master/Slave
—
100
ns
34
SCK edge to data out not valid
(data out hold time)
Master/Slave
21.4
—
ns
35
SS assertion to data out valid
(CPHA = 0)
Slave
—
15.0
ns
36
First SCK sampling edge to HREQ output deassertion
Slave
50
—
ns
37
Last SCK sampling edge to HREQ output not deasserted
(CPHA = 1)
Slave
52.2
—
ns
38
SS deassertion to HREQ output not deasserted (CPHA = 0)
Slave
46.6
—
ns
39
SS deassertion pulse width (CPHA = 0)
Slave
12.7
—
ns
40
HREQ in assertion to first SCK edge
Master
—
ns
41
HREQ in deassertion to last SCK sampling edge (HREQ in
set-up time) (CPHA = 1)
Master
0
—
ns
42
First SCK edge to HREQ in not asserted
(HREQ in hold time)
Master
0
—
ns
43
HREQ assertion width
Master
ns
Notes:
1. VCORE_VDD = 1.2 5 ± 0.05 V; TJ = –40°C to 115°C for 150 MHz; TJ = 0°C to 100°C for 181 MHz; CL = 50 pF
2. Periodically sampled, not 100% tested
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSR-09 | PIANO DIP SWITCH-9SWITCHES, SPST, LATCHED,0.05A, 24VDC, THROUGH HOLE-STRAIGHT |
| DA-12 | PIANO DIP SWITCH-12SWITCHES, SPST, LATCHED,0.05A, 24VDC, THROUGH HOLE-RIGHT ANGLE |
| DP-10T | PIANO DIP SWITCH-10SWITCHES, SPST, LATCHED,0.05A, 24VDC, THROUGH HOLE-RIGHT ANGLE |
| DS-03T | PIANO DIP SWITCH-3SWITCHES, SPST, LATCHED,0.05A, 24VDC, THROUGH HOLE-STRAIGHT |
| DS-06 | PIANO DIP SWITCH-6SWITCHES, SPST, LATCHED,0.05A, 24VDC, THROUGH HOLE-STRAIGHT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSPA56371AF150 | 制造商:Freescale Semiconductor 功能描述:DSP FIXED-POINT 24-BIT 150MHZ 150MIPS 80-PIN LQFP TRAY - Trays |
| DSPA56371AF180 | 制造商:Freescale Semiconductor 功能描述:DSP FIXED-POINT 24-BIT 181MHZ 181MIPS 80-PIN LQFP TRAY - Trays |
| DSPA56720AG | 制造商:Freescale Semiconductor 功能描述:DSP FIXED-POINT 24-BIT 200MHZ 200MIPS 144-PIN LQFP TRAY - Trays |
| DSPA56721AF | 制造商:Freescale Semiconductor 功能描述:DSP FIXED-POINT 24-BIT 200MHZ 200MIPS 80-PIN LQFP TRAY - Bulk |
| DSPA56721AG | 制造商:Freescale Semiconductor 功能描述:AUD PROCESSOR 144LQFP - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。