參數(shù)資料
型號(hào): DSPA56371
廠商: 飛思卡爾半導(dǎo)體(中國(guó))有限公司
元件分類(lèi): 數(shù)字信號(hào)處理
英文描述: SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
中文描述: SigmaDSP的28-/56-Bit音頻處理器雙ADC和4個(gè)DAC
文件頁(yè)數(shù): 67/124頁(yè)
文件大?。?/td> 1752K
代理商: DSPA56371
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)當(dāng)前第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
Enhanced Serial Audio Interface Timing
Freescale Semiconductor
DSP56371 Technical Data
47
78
SCKT rising edge to FST out (bl) high
29.0
15.0
x ck
i ck
ns
79
SCKT rising edge to FST out (bl) low
31.0
17.0
x ck
i ck
ns
80
SCKT rising edge to FST out (wr) high6
——
31.0
17.0
x ck
i ck
ns
82
SCKT rising edge to FST out (wr) low6
——
33.0
19.0
x ck
i ck
ns
83
SCKT rising edge to FST out (wl) high
30.0
16.0
x ck
i ck
ns
84
SCKT rising edge to FST out (wl) low
31.0
17.0
x ck
i ck
ns
85
SCKT rising edge to data out enable from
high impedance
——
31.0
17.0
x ck
i ck
ns
86
SCKT rising edge to transmitter #0 drive
enable assertion
——
34.0
20.0
x ck
i ck
ns
87
SCKT rising edge to data out valid
26.5
21.0
x ck
i ck
ns
88
SCKT rising edge to data out high
impedance7
——
31.0
16.0
x ck
i ck
ns
89
SCKT rising edge to transmitter #0 drive
enable deassertion7
——
34.0
20.0
x ck
i ck
ns
90
FST input (bl, wr) setup time before SCKT
falling edge6
——
2.0
21.0
x ck
i ck
ns
91
FST input (wl) to data out enable from high
impedance
27.0
ns
92
FST input (wl) to transmitter #0 drive enable
assertion
31.0
ns
93
FST input (wl) setup time before SCKT falling
edge
——
2.0
21.0
x ck
i ck
ns
94
FST input hold time after SCKT falling edge
4.0
0.0
x ck
i ck
ns
95
Flag output valid after SCKT rising edge
32.0
18.0
x ck
i ck
ns
96
HCKR/HCKT clock cycle
2 x TC
40.0
ns
97
HCKT input rising edge to SCKT output
18.0
ns
98
HCKR input rising edge to SCKR output
18.0
ns
Table 22. Enhanced Serial Audio Interface Timing (Continued)
No.
Characteristics1, 2, 3
Symbol
Expression3
Min
Max
Condition4
Unit
相關(guān)PDF資料
PDF描述
DSR-09 PIANO DIP SWITCH-9SWITCHES, SPST, LATCHED,0.05A, 24VDC, THROUGH HOLE-STRAIGHT
DA-12 PIANO DIP SWITCH-12SWITCHES, SPST, LATCHED,0.05A, 24VDC, THROUGH HOLE-RIGHT ANGLE
DP-10T PIANO DIP SWITCH-10SWITCHES, SPST, LATCHED,0.05A, 24VDC, THROUGH HOLE-RIGHT ANGLE
DS-03T PIANO DIP SWITCH-3SWITCHES, SPST, LATCHED,0.05A, 24VDC, THROUGH HOLE-STRAIGHT
DS-06 PIANO DIP SWITCH-6SWITCHES, SPST, LATCHED,0.05A, 24VDC, THROUGH HOLE-STRAIGHT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSPA56371AF150 制造商:Freescale Semiconductor 功能描述:DSP FIXED-POINT 24-BIT 150MHZ 150MIPS 80-PIN LQFP TRAY - Trays
DSPA56371AF180 制造商:Freescale Semiconductor 功能描述:DSP FIXED-POINT 24-BIT 181MHZ 181MIPS 80-PIN LQFP TRAY - Trays
DSPA56720AG 制造商:Freescale Semiconductor 功能描述:DSP FIXED-POINT 24-BIT 200MHZ 200MIPS 144-PIN LQFP TRAY - Trays
DSPA56721AF 制造商:Freescale Semiconductor 功能描述:DSP FIXED-POINT 24-BIT 200MHZ 200MIPS 80-PIN LQFP TRAY - Bulk
DSPA56721AG 制造商:Freescale Semiconductor 功能描述:AUD PROCESSOR 144LQFP - Bulk