- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄375996 > GE28F640W30B85 EEPROM|FLASH|4MX16|CMOS|BGA|56PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | GE28F640W30B85 |
| 英文描述： | EEPROM|FLASH|4MX16|CMOS|BGA|56PIN|PLASTIC |
| 中文描述： | 的EEPROM | FLASH動(dòng)畫(huà)| 4MX16 |的CMOS | BGA封裝| 56PIN |塑料 |
| 文件頁(yè)數(shù)： | 18/91頁(yè) |
| 文件大?。?/td> | 994K |
| 代理商： | GE28F640W30B85 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)
1.8 Volt Intel
Wireless Flash Memory with 3 Volt I/O
18
Datasheet
Program
40h
Word Program
Setup
This preferred program command’s first cycle prepares the CUI for a program
operation. The second cycle latches address and data, and executes the WSM
program algorithm at this location. Status register updates occur when CE# or
OE# is toggled. A Read Array command is required to read array data after
programming.
10h
Alternate
Setup
Equivalent to a Program Setup command (40h).
30h
EFP Setup
This program command activates EFP mode. The first write cycle sets up the
command. If the second cycle is an EFP Confirm command (D0h), subsequent
writes provide program data. All other commands are ignored after EFP mode
begins.
D0h
EFP Confirm
If the first command was EFP Setup (30h), the CUI latches the address and data,
and prepares the device for EFP mode.
Erase
20h
Erase Setup
This command prepares the CUI for Block Erase. The device erases the block
addressed by the Erase Confirm command. If the next command is not Erase
Confirm, the CUI sets status register bits SR[5:4] to indicate command sequence
error and places the partition in the read status register mode.
D0h
Erase Confirm
If the first command was Erase Setup (20h), the CUI latches address and data,
and erases the block indicated by the erase confirm cycle address. During
program or erase, the partition responds only to Read Status Register, Program
Suspend, and Erase Suspend commands. CE# or OE# toggle updates status
register data.
Suspend
B0h
Program
Suspend or
Erase
Suspend
This command, issued at any device address, suspends the currently executing
program or erase operation. Status register data indicates the operation was
successfully suspended if SR[2] (program suspend) or SR[6] (erase suspend) and
SR[7] are set. The WSM remains in the suspended state regardless of control
signal states (except RST#).
D0h
Suspend
Resume
This command, issued at any device address, resumes the suspended program or
erase operation.
Block Locking
60h
Lock Setup
This command prepares the CUI lock configuration. If the next command is not
Lock Block, Unlock Block, or Lock-Down, the CUI sets SR[5:4] to indicate
command sequence error.
01h
Lock Block
If the previous command was Lock Setup (60h), the CUI locks the addressed
block.
D0h
Unlock Block
If the previous command was Lock Setup (60h), the CUI latches the address and
unlocks the addressed block. If previously locked-down, the operation has no
effect.
2Fh
Lock-Down
If the previous command was Lock Setup (60h), the CUI latches the address and
locks-down the addressed block.
Protection
C0h
Protection
Program
Setup
This command prepares the CUI for a protection register program operation. The
second cycle latches address and data, and starts the WSM’s protection register
program or lock algorithm. Toggling CE# or OE# updates the flash status register
data. To read array data after programming, issue a Read Array command.
Configuration
60h
Configuration
Setup
This command prepares the CUI for device configuration. If Set Configuration
Register is not the next command, the CUI sets SR[5:4] to indicate command
sequence error.
03h
Set
Configuration
Register
If the previous command was Configuration Setup (60h), the CUI latches the
address and writes the data from A[15:0] into the configuration register.
Subsequent read operations access array data.
NOTE:
Do not use unassigned commands. Intel reserves the right to redefine these codes for future functions.
Table 5.
Command Codes and Descriptions (Sheet 2 of 2)
Operation
Code
Device
Command
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GE28F640W30T70 | EEPROM|FLASH|4MX16|CMOS|BGA|56PIN|PLASTIC |
| GE28F640W30T85 | EEPROM|FLASH|4MX16|CMOS|BGA|56PIN|PLASTIC |
| GF4435 | TRANSISTOR | MOSFET | P-CHANNEL | 30V V(BR)DSS | 8A I(D) | SO |
| GF4450 | TRANSISTOR | MOSFET | N-CHANNEL | 60V V(BR)DSS | 7.5A I(D) | SO |
| GF4800 | TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | 9A I(D) | SO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GE28F640W30T70 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM|FLASH|4MX16|CMOS|BGA|56PIN|PLASTIC |
| GE28F640W30T85 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM|FLASH|4MX16|CMOS|BGA|56PIN|PLASTIC |
| GE28F800B3BA90 | 制造商:Intel 功能描述:NOR Flash, 512K x 16, 45 Pin, Plastic, BGA |
| GE28F800B3TA90 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3 Volt Advanced Boot Block Flash Memory |
| GE28F800C3BA70 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Advanced+ Boot Block Flash Memory (C3) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。