參數(shù)資料
型號(hào)： GT-64010A
廠商： Galileo Technology Services, LLC
英文描述： System Controller with PCI Interface for R4XXX/ R5000 Family CPUs(帶PCI接口用于R4XXX/ R5000 系列 CPUs的系統(tǒng)控制器)
中文描述： 系統(tǒng)控制器的PCI R4XXX接口/ R5000系列處理器（帶的PCI接口用于R4XXX / R5000系列處理器的系統(tǒng)控制器）
文件頁(yè)數(shù)： 19/111頁(yè)
文件大?。?/td> 671K
代理商： GT-64010A
GT-64010A System Controller with PCI Interface for R4XXX/R5000 Family CPUs
15
Rev is io n 1. 1
Galileo
TechnologyTM
5. REGISTER TABLES
The GT-64010A’s internal registers can be accessed by the CPU or by the PCI. They are memory-mapped for the
CPU and memory- or I/O-mapped for the PCI. The registers’ address is comprised of the value in the “Internal Space
Decode” register and the register Offset. The value in the “Internal Space Decode” register [14:0] is matched against
bits [35:21] of the actual address; therefore, this value should be the actual address bits [35:21] shifted right once.
For example, to access “Channel 0 DMA Byte Count” register (offset 0x800) immediately after Reset*, the full address
will be the default value in the “Internal Space Decode” register which is 0x0a0 shifted left once, which gives 0x140,
two zero’s and the offset 0x800, to become a 36-bit address of 0x014000800. The location of the registers in the mem-
ory space can be changed by changing the value programmed into the “Internal Space Decode” register. For example
after changing the value in the “Internal Space Decode” register by writing to 0x014000068 a value of “0bd”, an access
to the “Channel 0 DMA Byte Count” register will be with 0x017a00800.
An access to a PCI configuration register is done differently than accesses to all other registers. The access is done
indirectly by writing the PCI configuration register offset into the Configuration Address register and then reading or
writing the data from/to the Configuration Data register. For example, to read data from the Status and Command reg-
ister, the register offset “0x004” has to be written into the Configuration Address register, offset 0xcf8 (or full address
from the previous example 0x0bd000cf8). Then, reading from the Configuration Data register (offset 0xcfc), will return
the data of the Status and Command register.
相關(guān)PDF資料
PDF描述
GT-64012 Secondary Cache Controller For the MIPS R4600/4650/4700/5000,(用于MIPS R4600/4650/4700/5000處理器的二級(jí)高速緩存控制器)
GT-64111 System Controller for RC4640, RM523X and VR4300 CPUs(用于RC4640, RM523X和 VR4300 CPUs的系統(tǒng)控制器)
GT-96100A Advanced Communication Controller That Handles a Wide Range of Serial Communication Protocols,such as Ethernet,Fast Ethernet,and HDLC(通信協(xié)議的高級(jí)通信協(xié)議（以太網(wǎng)、快速以太網(wǎng)、HDLC）控制器)
GT5-2/1S-HU RECTANGULAR CONNECTOR
GT5-1S-HU(A) RECTANGULAR CONNECTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GT64010A-B 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Peripheral IC
GT64010AB1 制造商:GALILEO 功能描述:*
GT64010A-P 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Peripheral IC
GT64011-A1-PBB-C000 制造商:Marvell 功能描述:
GT64115-A2-PBB-C000 制造商:Marvell 功能描述: 制造商:Marvell 功能描述:Marvell GT64115-A2-PBB-C000
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*