- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67672 > GT-64010A (Galileo Technology Services, LLC) System Controller with PCI Interface for R4XXX/ R5000 Family CPUs(帶PCI接口用于R4XXX/ R5000 系列 CPUs的系統(tǒng)控制器) PDF資料下載
參數(shù)資料
| 型號： | GT-64010A |
| 廠商： | Galileo Technology Services, LLC |
| 英文描述： | System Controller with PCI Interface for R4XXX/ R5000 Family CPUs(帶PCI接口用于R4XXX/ R5000 系列 CPUs的系統(tǒng)控制器) |
| 中文描述： | 系統(tǒng)控制器的PCI R4XXX接口/ R5000系列處理器（帶的PCI接口用于R4XXX / R5000系列處理器的系統(tǒng)控制器） |
| 文件頁數(shù)： | 32/111頁 |
| 文件大?。?/td> | 671K |
| 代理商： | GT-64010A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁
GT-64010A System Controller with PCI Interface for R4XXX/R5000 Family CPUs
27
Rev is io n 1. 1
Galileo
TechnologyTM
5.7
Device Parameters
Device parameters can be different for each bank. The shape of the different control signals that are active in a device
access can be programmed. The access time of the device (in number of cycles) during read accesses should be pro-
grammed into the AccToFirst field, to set the time that data from the device will be latched into the external latch.
AccToNext should be programmed for the time that data from the device can be latched in consecutive accesses dur-
ing burst accesses. To prevent bus contention, the TurnOff field specifies the number of cycles (from the deassertion of
CSTiming*) to the beginning of the next bus transaction. The write signals pulse should be shaped as well. The param-
eters specify the number of cycles from the beginning of the cycle to the assertion of the write signals (ADSToWr), the
number of cycles the write is active (WrActive), and the number of cycles the write signals are inactive (WrHigh)
between consecutive writes in a burst access.
Device width can be programmed to 8-, 16-, 32-, or 64-bits (default is 32-bits except for the Boot bank). The device
controller can pack data during reads from a word that is less than 64-bits wide. For devices that are less then 64-bits,
the device can be located in the odd or the even bank. Devices that are 8-bits or 16-bits wide only support partial reads
(up to 64-bits).
Performance when reading from a device can be optimized to save a cycle in each access by making the latch trans-
parent for devices that can supply the data to the GT-64010A on time, without the need to be latched.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GT-64012 | Secondary Cache Controller For the MIPS R4600/4650/4700/5000,(用于MIPS R4600/4650/4700/5000處理器的二級高速緩存控制器) |
| GT-64111 | System Controller for RC4640, RM523X and VR4300 CPUs(用于RC4640, RM523X和 VR4300 CPUs的系統(tǒng)控制器) |
| GT-96100A | Advanced Communication Controller That Handles a Wide Range of Serial Communication Protocols,such as Ethernet,Fast Ethernet,and HDLC(通信協(xié)議的高級通信協(xié)議（以太網(wǎng)、快速以太網(wǎng)、HDLC）控制器) |
| GT5-2/1S-HU | RECTANGULAR CONNECTOR |
| GT5-1S-HU(A) | RECTANGULAR CONNECTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GT64010A-B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| GT64010AB1 | 制造商:GALILEO 功能描述:* |
| GT64010A-P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| GT64011-A1-PBB-C000 | 制造商:Marvell 功能描述: |
| GT64115-A2-PBB-C000 | 制造商:Marvell 功能描述: 制造商:Marvell 功能描述:Marvell GT64115-A2-PBB-C000 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。