參數(shù)資料
型號: GT-64010A
廠商: Galileo Technology Services, LLC
英文描述: System Controller with PCI Interface for R4XXX/ R5000 Family CPUs(帶PCI接口用于R4XXX/ R5000 系列 CPUs的系統(tǒng)控制器)
中文描述: 系統(tǒng)控制器的PCI R4XXX接口/ R5000系列處理器(帶的PCI接口用于R4XXX / R5000系列處理器的系統(tǒng)控制器)
文件頁數(shù): 49/111頁
文件大?。?/td> 671K
代理商: GT-64010A
GT-64010A System Controller with PCI Interface for R4XXX/R5000 Family CPUs
42
R e v i s ion 1 . 1
Galileo
TechnologyTM
C onf igur at i on Ad dr ess, O f f set : 0xc f 8
C onf igur a t i on Da t a , O f f s e t : 0 x c f c
5.14 Interrupts
IntSum in the Interrupt Cause register is the logical OR of bits[29:1], regardless of the Mask registers’ values. This is in
order to be notified via polling if any interrupt occurred within the GT-64010A. Therefore, bit[0] of both the CPU Mask
and PCI Mask registers is read-only ‘0’.
CPUIntSum in the Interrupt Cause register is the logical OR of bits[29:26,20:1], masked by bits[29:26,20:1] of the CPU
Mask register. Therefore, bits[25:21] of the CPU Mask register, being non-relevant to interrupts directed to the CPU,
are read-only ‘0’. Also bits[31:30], being summaries, are read-only ‘0’.
PCIIntSum in the Interrupt Cause register is the logical OR of bits[25:1], masked by bits[25:1] of the PCI Mask register.
Therefore, bits[29:26] of the PCI Mask register, being non-relevant to interrupts directed to the PCI, are read-only ‘0’.
Also bits[31:30], being summaries, are read-only ‘0’.
Bits
Field Name
Function
Initial Value
7:2
RegNum
Indicates the register number.
0x00
10:8
FunctNum
Indicates the function type.
0x0
15:11
DevNum
Indicates the device number.
0x00
23:16
BusNum
Indicates the bus number.
0x00
31
ConfigEn
When set, an access to the Configuration Data regis-
ter is translated into a Configuration or Special cycle
on the PCI bus.
0x0
Bits
Field Name
Function
Initial Value
31:0
Config
The data is transferred to/from the PCI bus when the
CPU accesses this register and the ConfigEn bit in
the Configuration Address register is set. A CPU
access to this register causes the GT-64010A to per-
form a Configuration or Special cycle on the PCI bus.
0x000
相關PDF資料
PDF描述
GT-64012 Secondary Cache Controller For the MIPS R4600/4650/4700/5000,(用于MIPS R4600/4650/4700/5000處理器的二級高速緩存控制器)
GT-64111 System Controller for RC4640, RM523X and VR4300 CPUs(用于RC4640, RM523X和 VR4300 CPUs的系統(tǒng)控制器)
GT-96100A Advanced Communication Controller That Handles a Wide Range of Serial Communication Protocols,such as Ethernet,Fast Ethernet,and HDLC(通信協(xié)議的高級通信協(xié)議(以太網(wǎng)、快速以太網(wǎng)、HDLC)控制器)
GT5-2/1S-HU RECTANGULAR CONNECTOR
GT5-1S-HU(A) RECTANGULAR CONNECTOR
相關代理商/技術參數(shù)
參數(shù)描述
GT64010A-B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC
GT64010AB1 制造商:GALILEO 功能描述:*
GT64010A-P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC
GT64011-A1-PBB-C000 制造商:Marvell 功能描述:
GT64115-A2-PBB-C000 制造商:Marvell 功能描述: 制造商:Marvell 功能描述:Marvell GT64115-A2-PBB-C000