HITACHI 77
Table 6.1
User Break Controller Registers
Name
Abbr.
R/W
Address*
Initial
Value
Bus width
Break address register high
BARH
R/W
H'5FFFF90
H'0000
8, 16, 32
Break address register low
BARL
R/W
H'5FFFF92
H'0000
8, 16, 32
Break address mask register high
BAMRH
R/W
H'5FFFF94
H'0000
8, 16, 32
Break address mask register low
BAMRL
R/W
H'5FFFF96
H'0000
8, 16, 32
Break bus cycle register
Note:
Only the values of bits A27–A24 and A8–A0 are valid; bits A23–A9 are ignored. For details
on the register addresses, see section 8.3.5, Description of Areas.
BBR
R/W
H'5FFFF98
H'0000
8, 16, 32
6.2
Register Descriptions
6.2.1
Break Address Registers (BAR)
There are two break address registers—break address register H (BARH) and break address
register L (BARL)—that together form a single group. Both are 16-bit read/write registers. BARH
stores the upper bits (bits 31–16) of the address of the break condition. BARL stores the lower bits
(bits 15–0) of the address of the break condition. A reset initializes both BARH and BARL to
H'0000. Neither is initialized in standby mode.
BARH:
Break address register H.
Bit:
15
14
13
12
11
10
9
8
Bit name:
BA31
BA30
BA29
BA28
BA27
BA26
BA25
BA24
Initial value:
0
0
0
0
0
0
0
0
R/W:
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bit:
7
6
5
4
3
2
1
0
Bit name:
BA23
BA22
BA21
BA20
BA19
BA18
BA17
BA16
Initial value:
0
0
0
0
0
0
0
0
R/W:
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
BARH Bits 15–0 (break address 31–16 (BA31–BA16)): BA31–BA16 store the upper bit
values (bits 31–16) of the address of the break condition.