參數(shù)資料
型號： HSP3824VI
廠商： Harris Corporation
元件分類： 基帶處理器
英文描述： Direct Sequence Spread Spectrum Baseband Processor
中文描述： 直接序列擴頻基帶處理器
文件頁數(shù)： 30/41頁
文件大?。?/td> 276K
代理商： HSP3824VI
30
HSP3824
Bit 5
This status bit indicates the present state of clear channel assessment (CCA) which is output pin 32. The CCA is being
asserted as a result of a channel energy monitoring algorithm that is a function of RSSI, carrier sense, and time out
counters that monitor the channel activity.
Bit 4
This status bit, when active indicates Carrier Sense, or PN lock.
Logic 1: Carrier present.
Logic 0: No Carrier Sense.
Bit 3
This status bit indicates whether the RSSI signal is above or below the programmed RSSI 6-bit threshold setting. This
signal is referred as Energy Detect (ED).
Logic 1: RSSI is above the programmed threshold setting.
Logic 0: RSSI is below the programmed threshold setting.
Bit 2
This bit indicates the status of the output control pin MD_RDY (pin 34). It signals that a valid Preamble/Header has
been received and that the next available bit on the TXD bus will be the first data packet bit.
Logic 1: Envelopes the data packet as it becomes available on pin 3 (TXD).
Logic 0: No data packet on TXD serial bus.
Bit 1
This status bit indicates whether the external device has acknowledged that the channel is clear for transmission. This
is the same as the input signal TX_PE on pin 2.
Logic 1 = Acknowledgment that channel is clear to transmit.
Logic 0 = Channel is NOT clear to transmit.
Bit 0
This status bit indicates that a valid CRC16 has been calculated. The CRC16 is calculated on the Header information.
The CRC16 does not cover the preamble bits.
Logic 1 = Valid CRC16 check.
Logic 0 = Invalid CRC16 check.
CONFIGURATION REGISTER 8 ADDRESS (20h) MODEM STATUS REGISTER B
Bit 7
This status bit is meaningful only when the device operates under the full protocol mode. Errors imply CRC errors of
the header fields.
Logic 0 = Valid packet received.
Logic 1 = Errors in received packet.
Bit 6
This bit is used to indicate the status of the SFD search timer. The device monitors the incoming Header for the SFD.
If the timer, times out the HSP3824 returns to its signal acquisition mode looking to detect the next Preamble and
Header.
Logic 1 = SFD not found, return to signal acquisition mode.
Logic 0 = No time out during SFD search.
Bit 5
This status bit is used to indicate the modulation type for the data packet. This signal is generated by the header de-
tection circuitry in the receive interface.
Logic 0 = DBPSK.
Logic 1 = DQPSK.
Bit 4
Unused, don’t care.
Bit 3
Unused, don’t care.
Bit 2
Unused, don’t care.
Bit 1
Unused, don’t care.
Bit 0
Unused, don’t care.
CONFIGURATION REGISTER 9 ADDRESS (24h) I/O DEFINITION REGISTER
This register is used to define the phase of clocks and other interface signals.
Bit 7
This bit needs to always be set to logic 0.
Bit 6
This control bit selects the active level of the MD_RDY output pin 34.
Logic 1 = MD_RDY is active 0.
Logic 0 = MD_RDY is active 1.
CONFIGURATION REGISTER 7 ADDRESS (1Ch) MODEM STATUS REGISTER A (Continued)
相關PDF資料
PDF描述
HSR101 Silicon Schottky Barrier Diode for Various detector, High speed switching(用于多種檢波和高速開關的肖特基勢壘二極管)
HSRD1056RH165S Converter IC
HSRD1056RH169H Converter IC
HSRD1056RH169S Converter IC
HSRD1056RH240H Converter IC
相關代理商/技術參數(shù)
參數(shù)描述
HSP3824VI96S5001 制造商:Harris Corporation 功能描述:
HSP40223221 制造商:PARMAR 功能描述:BALLAST HPS/MH 400W 制造商:PARMAR 功能描述:BALLAST, HPS/MH, 400W
HSP4070C 制造商:JLWORLD 制造商全稱:JLWORLD 功能描述:SPEAKER SOUND GENERATORS
HSP40G-8 制造商:JLWORLD 制造商全稱:JLWORLD 功能描述:SPEAKER SOUND GENERATORS
HSP43124 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Serial I/O Filter
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*