- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67681 > IBM21P100BGB PCI BUS CONTROLLER, PBGA304 PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM21P100BGB |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI BUS CONTROLLER, PBGA304 |
| 封裝： | 31 X 31 MM, HEAT SINK, PLASTIC, BGA-304 |
| 文件頁數(shù)： | 10/140頁 |
| 文件大小： | 2032K |
| 代理商： | IBM21P100BGB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁
IBM21P100BGB
IBM 133 PCI-X Bridge R1.1
ppb11_signals.fm.03
July 9, 2001
Signal Descriptions
Page 99 of 131
7.3 Strapping Pins and Other Signals
Table 14: List of Strapping Pins and Other Signals (Page 1 of 2)
Signal Name
I/O
Width
Description
64_BIT_DEVICE#
I
1
Physical bus width of PCI-X device
Used only when the IBM 133 PCI-X Bridge R1.1 is employed as the bus interface on a
PCI-X add-in card. The PCI-X Specification requires that such devices indicate the phys-
ical width of their bus in bit 16 of the PCI-X Bridge Status register. Bit 16 of the PCI-X
Bridge Status register is set directly from the inverse of the 64_BIT_DEVICE# pin. This
information is used solely by configuration software; operation of the IBM 133 PCI-X
Bridge R1.1 is unaffected.
0
bit 16 of the PCI-X Bridge Status register is set to b’1’, indicating a 64 bit bus.
1
bit 16 of the PCI-X Bridge Status register is set to b’0’, indicating a 32 bit bus.
IDSEL_REROUTE_EN
I
1
IDSEL Reroute Enable
Used to enable the IDSEL reroute function at reset or power up. The reset value of the
Secondary Bus Private Device Mask register is modified according to the tie value of the
IDSEL_REROUTE_EN pin. Note that configuration software can subsequently modify
the Secondary Bus Private Device Mask register, regardless of how the
IDSEL_REROUTE_EN pin is tied.
0
reset value of Secondary Bus Private Device Mask register is x’00000000’.
1
reset value of Secondary Bus Private Device Mask register is x’22F20000’.
OPAQUE_EN
I
1
Opaque Region Enable
Used to enable the Opaque Memory Region at reset or power up. The reset value of Bit
0 of the Opaque Memory Enable register is modified according to the tie value of the
OPAQUE_EN pin. Note that configuration software can subsequently modify Bit 0 of the
Opaque Memory Enable register, regardless of how the OPAQUE_EN pin is tied.
0
reset value of bit 0 of Opaque Memory Enable register is b’0’.
1
reset value of bit 0 of Opaque Memory Enable register is b’1’.
P_DRVR_MODE
I
1
Primary driver mode control
Used to alter the output impedance of the primary bus PCI/PCI-X drivers, to account for
how many drops are on the bus. This line should be pulled through a resistor to a 0 or 1
as needed.
0
use default impedance value
1
select alternate impedance value
RESERVED
7
Reserved pins
RESERVED 1 and 2 should be left open and not connected. RESERVED 3-7 should be
pulled to ground.
S_DRVR_MODE
I
1
Secondary driver mode control
Used to alter the output impedance of the secondary bus PCI/PCI-X drivers, to account
for how many drops are on the bus. This line should be pulled through a resistor to a 0 or
1 as needed.
0
use default impedance value
1
select alternate impedance value
S_CLK_STABLE
I
1
S_CLK Input Stable
Indicates when the S_CLK input to the bridge is stable. It is used to determine when the
S_RST# signal may be deasserted.
0
S_CLK input is not yet stable
1
S_CLK input is stable
S_INT_ARB_EN#
I
1
Internal Arbiter Enable
Used to choose between the internal arbiter and external arbiter for the secondary bus.
0
Use internal arbiter
1
Disable internal arbiter, use external arbiter
Note: Each strapping pin or reserved pin should have an unshared series resistor tying it to either ground or 3.3 V. The value of the
resistor may be selected to limit part number count, but the value should be greater than or equal to 100 Ohms and less than or equal to
5000 Ohms.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM21P100BGC | PCI BUS CONTROLLER, PBGA304 |
| IBM25403GCX-3JC76C2 | RISC PROCESSOR, PQFP16 |
| IBM25405GP-3BA200C2 | RISC PROCESSOR, PBGA456 |
| IBM25EMPPC603EFG-100 | 32-BIT, 100 MHz, RISC PROCESSOR, PQFP240 |
| IBM25EMPPC603EBG-100 | 32-BIT, 100 MHz, RISC PROCESSOR, CBGA255 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM24L5086 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM25403GCX-3BC80C2 | 制造商:IBM 功能描述:RISC PROCESSOR, 160 Pin Plastic BGA |
| IBM25403GCX-3JC50C2 | 制造商:IBM 功能描述:403GCX-3JC50C2 |
| IBM25403GCX-3JC66C2 | 制造商:IBM 功能描述: |
| IBM25403GCX3JC76C2 | 制造商:IBM 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。