- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67681 > IBM21P100BGB PCI BUS CONTROLLER, PBGA304 PDF資料下載
參數(shù)資料
| 型號： | IBM21P100BGB |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI BUS CONTROLLER, PBGA304 |
| 封裝： | 31 X 31 MM, HEAT SINK, PLASTIC, BGA-304 |
| 文件頁數(shù)： | 23/140頁 |
| 文件大?。?/td> | 2032K |
| 代理商： | IBM21P100BGB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁
IBM21P100BGB
IBM 133 PCI-X Bridge R1.1
ppb11_jtag.fm.03
July 9, 2001
JTAG Boundary Scan
Page 111 of 131
9. JTAG Boundary Scan
The IBM 133 PCI-X Bridge R1.1 provides a JTAG test port that is compliant with IEEE Standard 1149.1,
IEEE
Standard Test Access Port and Boundary-Scan Architecture, to facilitate card and board testing using
boundary-scan techniques. This function consists of the following major components:
the 5-signal test port interface: JTG_TCK, JTG_TDI, JTG_TDO, JTG_TMS, and JTG_TRST# (see
Descriptions on page 95 for further details on these signals);
the Test Access Port (TAP) Controller;
the Instruction register (IR) and its associated instruction decoder;
the Bypass register;
a Device ID register, and
the Boundary-Scan register.
The JTAG test port is intended to be used only while the bridge is not operating in a functional mode.
The information presented in this section is available in a standardized, soft-copy format called a Boundary
Scan Description Language (BSDL) file. Contact your IBM representative for further information.
9.1 TAP Controller Initialization
After power-up of the IBM 133 PCI-X Bridge R1.1 device, the TAP Controller must be put into its Test-Logic-
Reset state to disable the JTAG logic and allow the bridge to function normally. This may be done in two
ways: by driving the JTG_TMS signal high and pulsing the JTG_TCK signal five or more times; or by
asserting the JTG_TRST# signal. If the bridge will not be connected into a boundary scan ring, the
JTG_TRST#signal may betied directly toGND.
9.2 Instruction Register and Codes
The IBM 133 PCI-X Bridge R1.1 implements a 4-bit Instruction register to control the operation of the JTAG
logic. The defined instruction codes are shown in the table below; those bit combinations not listed are equiv-
alent to the BYPASS (b‘1111’) instruction:
Instruction Code
Instruction Name
Register Selected
Operation
b‘0000’
EXTEST
Boundary-Scan
Drives / receives off-chip test data
b‘0100’
SAMPLE
Boundary-Scan
Samples inputs / pre-loads outputs
b‘0101’
HIGHZ
Bypass
Tri-states outputs
b‘0110’
IDCODE
Device ID
Accesses the Device ID register, to read manufac-
turer ID, part number, and version number
b‘1111’
BYPASS
Bypass
Selects Bypass register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM21P100BGC | PCI BUS CONTROLLER, PBGA304 |
| IBM25403GCX-3JC76C2 | RISC PROCESSOR, PQFP16 |
| IBM25405GP-3BA200C2 | RISC PROCESSOR, PBGA456 |
| IBM25EMPPC603EFG-100 | 32-BIT, 100 MHz, RISC PROCESSOR, PQFP240 |
| IBM25EMPPC603EBG-100 | 32-BIT, 100 MHz, RISC PROCESSOR, CBGA255 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM24L5086 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM25403GCX-3BC80C2 | 制造商:IBM 功能描述:RISC PROCESSOR, 160 Pin Plastic BGA |
| IBM25403GCX-3JC50C2 | 制造商:IBM 功能描述:403GCX-3JC50C2 |
| IBM25403GCX-3JC66C2 | 制造商:IBM 功能描述: |
| IBM25403GCX3JC76C2 | 制造商:IBM 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。