![](http://datasheet.mmic.net.cn/100000/IBM21P100BGB_datasheet_3492191/IBM21P100BGB_63.png)
IBM21P100BGB
IBM 133 PCI-X Bridge R1.1
ppb11_pcix_regs.fm.03
July 9, 2001
Configuration Registers
Page 55 of 131
6RW
Secondary Bus Reset
0
Do not force the assertion of the secondary interface RST#
1
Force the assertion of the secondary interface RST#
5RW
Master-Abort Mode
0
Do not report Master-Aborts (return x‘FFFF FFFF’ on reads and discard data on writes)
1
Report Master-Aborts by signaling Target-Abort if possible or by assertion of SERR# (if enabled)
If in PCI-X mode the bridge will return a Split Completion Message and it is up to the Host bridge to return
x‘FFFF FFFF’ data on any non-posted transaction when the non-posted transaction ends in Master Abort.
4RO
Reserved
0
Must return 0.
3RW
VGA Enable
0
Do not forward VGA compatible memory and I/O addresses from the primary to the secondary inter-
face unless they are enabled for forwarding by the defined I/O and memory address ranges.
1
Forward VGA compatible memory and I/O addresses from the primary interface to the secondary
interface (if the I/O Enable and Memory Enable bits are set) independent of the I/O and memory
address ranges and independent of the ISA Enable bit.
2RW
ISA Enable
0
Forward downstream all I/O addresses in address range defined by I/O Base and I/O Limit registers.
1
Forward upstream ISA I/O addresses in address range defined by I/O Base and I/O Limit registers in
the first 64 KB of PCI I/O address space (top 768 bytes of each 1 KB block).
1RW
SERR# Enable
0
Disable the forwarding of secondary SERR# to primary SERR#
1
Enable the forwarding of secondary SERR# to primary SERR#
0RW
Parity Error Response Enable
0
Ignore address and data parity errors on the secondary interface
1
Enable parity error detection and reporting on the secondary interface
Controls the response to address and data parity errors on the secondary interface. If this bit is set, the bridge
must take its normal action when a parity error is detected. If this bit is cleared, the bridge must ignore any par-
ity errors that it detects and continue normal operation. In either case, the parity error detected bit of the Sec-
ondary Status register gets set if an address or data parity error is detected.
Bit(s)
Access
Field Name and Description