參數(shù)資料
型號： IBM21P100BGC
元件分類： 總線控制器
英文描述： PCI BUS CONTROLLER, PBGA304
封裝： 31 X 31 MM, PLASTIC, BGA-304
文件頁數(shù)： 61/144頁
文件大小： 5197K
代理商： IBM21P100BGC
IBM21P100BGC
IBM 133 PCI-X Bridge R2.0
ppb20_operations.fm.01
October 15, 2001
Bus Operation
Page 23 of 144
3.2 Write Transactions
Write transactions are treated as either posted, delayed/split (PCI-X), or immediate write transactions as
shown in
3.2.1 Posted Write Transactions
The posted mode is the default mode used for the memory-write and memory-write-and-invalidate transac-
tions. The memory-write-block transaction also uses the posted mode. Posted is the only mode used for the
memory-write-block command.
When the IBM 133 PCI-X Bridge R2.0 determines that a memory write transaction is to be forwarded across
the bridge, it first checks for empty space in the posted write buffer. If space is available in the posted write
buffer, the bridge accepts data until the buffer is full or the transaction is terminated. If the transaction is termi-
nated because the buffer is full, the transaction is terminated on a 128-byte boundary. If there is no space in
the posted write buffer, the transaction is terminated with retry.
Up to eight posted write transactions can be enqueued on the bridge.
3.2.1.1 PCI to PCI-X Transactions
When the originating bus is operating in the conventional PCI mode and the destination bus is operating in
the PCI-X mode, the bridge must buffer memory write transactions from the conventional PCI interface and
count the number of bytes to be forwarded to the PCI-X interface. If the conventional PCI transaction uses the
memory write command and some byte enables are not asserted, the bridge must use the PCI-X memory
write command. If the conventional PCI command is memory write and all byte enables are asserted, the
bridge will use the memory write PCI-X command. If the conventional transaction uses the memory write and
invalidate command, the bridge uses the PCI-X memory write block command.
The bridge attempts to transfer the write data on the PCI-X interface as soon as the transaction ends or a
128-byte boundary is crossed, whichever comes first. Writes of greater than 128 bytes are possible only if
more than one 128-byte sector fills up before the write operation is issued on the PCI-X interface.
3.2.1.2 PCI-X to PCI Transactions
When the originating bus is operating in the PCI-X mode and the destination bus is operating in the conven-
tional PCI mode, the bridge uses the conventional memory write command for both the PCI-X memory write
and PCI-X memory write block commands.
Table 3-3. Write Transaction Handling
Type of Transaction
Type of Handling
Memory Write
Posted
Memory Write and Invalidate
Posted
Memory Write Block (PCI-X)
Posted
I/O Write
Delayed/Split (PCI-X)
Type 0 Configuration Write
Immediate on the primary bus, Delayed/Split (PCI-X) on the sec-
ondary bus.
Type 1 Configuration Write
Delayed/Split (PCI-X)
相關(guān)PDF資料
PDF描述
IBM25403GCX-3JC76C2 RISC PROCESSOR, PQFP16
IBM25405GP-3BA200C2 RISC PROCESSOR, PBGA456
IBM25EMPPC603EFG-100 32-BIT, 100 MHz, RISC PROCESSOR, PQFP240
IBM25EMPPC603EBG-100 32-BIT, 100 MHz, RISC PROCESSOR, CBGA255
IBM25EMPPC740LDBC4000 32-BIT, 400 MHz, RISC PROCESSOR, CBGA255
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM24L5086 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述:
IBM25403GCX-3BC80C2 制造商:IBM 功能描述:RISC PROCESSOR, 160 Pin Plastic BGA
IBM25403GCX-3JC50C2 制造商:IBM 功能描述:403GCX-3JC50C2
IBM25403GCX-3JC66C2 制造商:IBM 功能描述:
IBM25403GCX3JC76C2 制造商:IBM 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*