- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67681 > IBM21P100BGC PCI BUS CONTROLLER, PBGA304 PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM21P100BGC |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI BUS CONTROLLER, PBGA304 |
| 封裝： | 31 X 31 MM, PLASTIC, BGA-304 |
| 文件頁(yè)數(shù)： | 8/144頁(yè) |
| 文件大?。?/td> | 5197K |
| 代理商： | IBM21P100BGC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)
IBM21P100BGC
IBM 133 PCI-X Bridge R2.0
ppb20_clock_reset.fm.01
October 15, 2001
Clocking and Reset
Page 105 of 144
In
Table 6-2,the terms “P_cycles” and “S_cycles” refer to clock cycles whose period is determined by the
P_CLK and S_CLK input frequencies, respectively. Since the time periods listed in the table are based on
counters, different clock rates will result in different effective delays, as shown. The counter values have been
selected to meet the various minimum delay requirements, but will result in longer times when the clock
period lengthens.
6.7 Bus Parking and Bus Width Determination
On the secondary interface, as required by the
PCI-to-PCI Bridge Specification, the S_AD(31:0),
S_C/BE(3:0), and PAR signals will be driven to zeros whenever S_RST# is asserted. This is known as bus
parking. The signals are driven low within a few cycles of the falling edge of S_RST#; they are released
(placed in the high-Z state) in the cycle following the rising edge of S_RST#.
The bridge is also required to drive S_REQ64# low for at least ten cycles prior to the de-assertion of S_RST#,
to allow devices to determine whether they are connected on a 64-bit data path or a 32-bit data path. For
convenience, this is done coincident with the broadcasting of the initialization pattern, as shown in
and
6.8 Power Management and Hot-Plug
The IBM 133 PCI-X Bridge R2.0 is compliant with the minimum requirements of the
PCI Power Management
Interface Specification, as it supports the D0 and D3 power management states and the power management
capabilities registers. No other power management functions are implemented by the bridge. Power manage-
ment events (PMEs) are not supported.
The transition into a D3 power management state by the bridge will be the result of either a software action or
the removal of power. The D3 state has two variants that are supported, D3hot and D3cold. When the bridge
transitions from the D0 state to the D3hot state, the secondary bus signals are driven to their benign state and
the bridge only accepts Type 0 configuration transactions on the primary interface. On the transition from the
D3hot to the D0 state, all configuration registers are returned to their reset values without the generation of a
secondary side PCI reset (S_RST#). The generation of a secondary side PCI reset after transitioning to the
DO state is supported by software writing to the bridge control register x'3E' bit 6.
Thetransitiontothe D3cold state occurs when power is removed from the device. The bridge will be in the
uninitialized D0 state once power is reapplied and the power-on sequences associated with P_RST# and
S_RST# described in
Section 6.6.1 and Section 6.6.2 are complete. These power-on sequences require soft-
ware to fully initialize and configure the bridge.
The bridge contains no functions to specifically assist or preclude its use in a hot-plug system. In such an
environment, each hot-plug slot must be independently controlled via an external hot-plug controller. Such a
controller is required to perform the various initialization and reset functions described above for the slots
under its control. In addition, before connecting those slots to the rest of the bus, it must assure that the capa-
bilities of devices plugged into the slots match the mode and operating frequency of the bus. Presumably, the
hot-plug controller will need to remember the initialization pattern broadcast at the last bus reset. If it detects
a device with the same or greater capability than what the bus is running, it should initialize the card with the
stored pattern before connecting to the bus. If it detects a lower capability, then a bus reset is required and
the entire bus must be reconfigured.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM25403GCX-3JC76C2 | RISC PROCESSOR, PQFP16 |
| IBM25405GP-3BA200C2 | RISC PROCESSOR, PBGA456 |
| IBM25EMPPC603EFG-100 | 32-BIT, 100 MHz, RISC PROCESSOR, PQFP240 |
| IBM25EMPPC603EBG-100 | 32-BIT, 100 MHz, RISC PROCESSOR, CBGA255 |
| IBM25EMPPC740LDBC4000 | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA255 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM24L5086 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM25403GCX-3BC80C2 | 制造商:IBM 功能描述:RISC PROCESSOR, 160 Pin Plastic BGA |
| IBM25403GCX-3JC50C2 | 制造商:IBM 功能描述:403GCX-3JC50C2 |
| IBM25403GCX-3JC66C2 | 制造商:IBM 功能描述: |
| IBM25403GCX3JC76C2 | 制造商:IBM 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。
