
IBM21P100BGC
IBM 133 PCI-X Bridge R2.0
ppb20_pcix_regs.fm.01
October 15, 2001
Configuration Registers
5.2.4.3 Command Register
This register provides a variety of configurable parameters defining the device’s interaction with the PCI bus.
Address Offset
x‘04’
Access
See individual bit fields.
Reset Value
x‘0000’
Reserved
F
a
st
B
a
ck
-t
o
-B
a
ck
C
o
nt
ro
l
Sy
s
te
m
Er
ro
r
C
o
n
tro
l
Wa
it
C
y
c
le
C
o
n
tr
o
l
P
a
ri
ty
E
rr
o
r
R
es
po
ns
e
V
G
A
P
a
le
tt
e
S
n
oo
p
C
on
tr
ol
Me
mo
ry
W
ri
te
a
n
d
In
va
lida
te
C
o
n
tr
o
l
S
p
e
c
ia
l
C
ycl
es
C
o
nt
ro
l
B
u
s
M
as
te
r
C
o
n
tr
ol
Me
mo
ry
S
p
ac
e
C
on
tr
o
l
I/
O
S
p
ac
e
C
on
tr
o
l
15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
Bit(s)
Access
FieldNameand Description
15:10
RO
Reserved
9
RO
Fast Back-to-Back Control
0
Fast back-to-back transactions are allowed only for the same agent
This bit is ignored in the PCI-X mode
8
RW
System Error Control
0
Disable the SERR# output driver.
1
Enable the SERR# output driver.
7
RO
Wait Cycle Control
0
Disable Address/Data stepping.
This bit is ignored in the PCI-X mode.
6
RW
Parity Error Response
0
Ignore detected parity errors.
1
Respond to detected parity errors.
Controls the response to address and data parity errors on the primary interface. If this bit is set, the bridge
must take its normal action when a parity error is detected. If this bit is cleared, the bridge must ignore any par-
ity errors that it detects and continue normal operation. In either case, the parity error detected bit of the Status
register gets set if an address or data parity error is detected.
5
RW
VGA Palette Snoop Control
0
Disable palette snooping, treat palette accesses like all other accesses.
1
Enable palette snooping.
4
RO
Memory Write and Invalidate Control
0
Disable MWI.
This bit is ignored in the PCI-X mode.
3
RO
Special Cycles Control
0
Ignore special cycle operations.