- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360744 > ICS1892 10Base-T/100Base-TX Integrated PHYceiver PDF資料下載
參數(shù)資料
| 型號： | ICS1892 |
| 英文描述： | 10Base-T/100Base-TX Integrated PHYceiver |
| 文件頁數(shù)： | 24/148頁 |
| 文件大?。?/td> | 816K |
| 代理商： | ICS1892 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁
ICS1892, Rev. D, 2/26/01
February 26, 2001
24
Chapter 6
Interface Overviews
ICS1892 Data Sheet
2000-2001, Integrated Circuit Systems, Inc.
All rights reserved.
6.1
MII Data Interface
The most common configuration for the ICS1892 MAC/Repeater Interface is to configure the
MAC/Repeater Interface as a Medium Independent Interface (MII) operating at either 10 Mbps or 100 Mbps
(depending on the configuration). When the MAC/Repeater Interface is configured for the MII Data
Interface mode, the MAC/Repeater Interface is used to transfer between the ICS1892 and the
MAC/repeater framed, 4-bit parallel nibbles, along with control and status signals.
The ICS1892 implements an MII that is fully compliant with the IEEE Std 802.3u when connecting to MACs
or repeaters. The ICS1892 MII supports a variety of interfaces to MACs and repeaters, which can occur as
follows:
On the same board (that is chip to chip)
On a motherboard to a daughterboard
Through an MII connector and cable (in a manner similar to AUI connections)
Clause 22 of the ISO/IEC standard defines the MII between an Ethernet PHY and the MAC/Reconciliation
sublayer for 10-Mbps and 100-Mbps operations. The specification supports a variety of physical media,
including 100Base-TX, 100Base-T4, and 100Base-FX. The specification is such that use of a specific
medium for the Link Segment is transparent to the MAC. The ICS1892 supports this definition for both
100Base-TX and 10Base-T operations.
The ISO/IEC-specified MII has both a transmit and a receive data path. Each data path can synchronously
exchange 4 bits of data (that is, nibbles).
The transmit data path includes the following:
– A data nibble, TXD[3:0]
– A transmit data clock to synchronize transfers, TXCLK
– A transmit enable signal, TXEN
– A transmit error signal, TXER
The receive data path includes the following:
– A separate data nibble, RXD[3:0]
– A receive data clock to synchronize
transfers, RXCLK
– A receive data valid signal, RXDV
– A receive error signal, RXER
Both the transmit clock and the receive clock are provided to the MAC/Reconciliation sublayer by the
ICS1892 (that is, the ICS1892 sources the TXCLK and RXCLK signals).
Clause 22 also defines as part of the MII a Carrier Sense signal (CRS) and a Collision Detect signal (COL).
The ICS1892 is fully compliant with these definitions and sources both of these signals to the
MAC/repeater. When operating in:
Half-duplex mode, the ICS1892 asserts the Carrier Sense signal when data is being either transmitted or
received. While operating in half-duplex mode, the ICS1892 also asserts the Collision Detect signal to
indicate that data is being received while a transmission is in progress.
Full-duplex mode, the ICS1892 asserts the Carrier Sense signal only when receiving data and forces the
Collision Detect signal to remain inactive.
As mentioned in
Section 5.1.1.3, “Hot Insertion”
, the ICS1892 design allows hot insertion of its MII. That is,
it is possible to connect its MII to a MAC when power is already applied to the MAC. To support this
functionality, the ICS1892 isolates its MII signals and tri-states the signals on the Twisted-Pair Transmit
pins (TP_TXP and TP_TXN) during a power-on reset. Upon completion of the reset process, the ICS1892
enables its MII and enables its Twisted-Pair Transmit signals.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS1892Y | 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-10 | 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-14 | 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1893AF | 3.3V 10Base-T/100Base-TX Integrated PHYceiverTM |
| ICS1893Y-10 | 3.3V 10Base-T/100Base-TX Integrated PHYceiverTM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1892Y | 制造商:ICS 制造商全稱:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-10 | 制造商:ICS 制造商全稱:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-14 | 制造商:ICS 制造商全稱:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1893 | 制造商:ICS 制造商全稱:ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1893_09 | 制造商:ICS 制造商全稱:ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver? |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。