- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360744 > ICS1892 10Base-T/100Base-TX Integrated PHYceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS1892 |
| 英文描述： | 10Base-T/100Base-TX Integrated PHYceiver |
| 文件頁(yè)數(shù)： | 30/148頁(yè) |
| 文件大?。?/td> | 816K |
| 代理商： | ICS1892 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)當(dāng)前第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)
ICS1892, Rev. D, 2/26/01
February 26, 2001
30
Chapter 6
Interface Overviews
ICS1892 Data Sheet
2000-2001, Integrated Circuit Systems, Inc.
All rights reserved.
6.5
Serial Management Interface
The ISO/IEC 8802-3 standard specifies a two-wire Serial Management Interface and protocol as part of the
MII. This interface is used to exchange configuration, control, and status information between a Station
Management entity (an STA) and a physical layer device (a PHY). The ISO/IEC standard specifies a frame
structure and protocol for this interface as well as a set of Management Registers that it can access. The
ICS1892 implementation of this interface complies fully with the ISO/IEC standard. It provides a
bi-directional data pin (MDIO) along with an input pin for the clock (MDC). The clock is used to synchronize
all data transfers between a PHY and the STA.
In addition to the ISO/IEC defined registers, the ICS1892 provides several extended status and control
registers to provide more refined control of the MII and MDI interfaces. For example, the QuickPoll Detailed
Status Register provides the ability to acquire the most-important status functions with a single MDIO read.
In the ICS1892, the MDIO and MDC pins remain active for all the MAC/Repeater Interface modes, that is,
10M/100M MII, 100M Symbol, 10M Serial, and Link Pulse. Therefore, to the ICS1892 the signals from
these pins represent the Serial Management Interface, not just the MII Management Interface.
6.6
Twisted-Pair Interface
The ICS1892 twisted-pair interface consists of the following:
Twisted-Pair Transmitter: The differential Twisted-Pair Transmit pins TP_TXP and TP_TXN
Twisted-Pair Receiver: The differential Twisted-Pair Receive pins TP_RXP and TP_RXN
Transmit current-select pins: 10TCSR and 100TCSR
The ICS1892 uses the same pins for both 10Base-T and 100Base-TX operating modes. The differential
Twisted-Pair Transmit and Twisted-Pair Receive pins directly interface with a universal magnetic module,
which in turn interfaces with a single RJ-45 connector. The universal magnetic module has two isolation
transformers: one for the transmit channel and one for the receive channel. The isolation transformers
provide the interface between the ICS1892 and the twisted-pair medium.
6.7
Clock Reference Interface
The REF_IN and REF_OUT pins provide the ICS1892 Clock Reference Interface. The ICS1892 requires a
single clock reference with a frequency of 25 MHz ±50 parts per million. This accuracy is necessary to meet
the interface requirements of the ISO/IEE 8802-3 standard, specifically clauses 22.2.2.1 and 24.2.3.4.
The ICS1892 supports three clock source configurations. The clock source can be from (1) an oscillator, (2)
a CMOS driver, or (3) a crystal. The following paragraphs offer specific design recommendations for these
clock sources.
6.7.1
Clock Source: Oscillator or CMOS Driver
When using either an oscillator or a CMOS driver, the design must provide a connection from the clock
source to the ICS1892 REF_IN pin while leaving the ICS1892 REF_OUT pin unconnected. ICS also
recommends that the design provide a dedicated driver for the REF_IN pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS1892Y | 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-10 | 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-14 | 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1893AF | 3.3V 10Base-T/100Base-TX Integrated PHYceiverTM |
| ICS1893Y-10 | 3.3V 10Base-T/100Base-TX Integrated PHYceiverTM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1892Y | 制造商:ICS 制造商全稱:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-10 | 制造商:ICS 制造商全稱:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-14 | 制造商:ICS 制造商全稱:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1893 | 制造商:ICS 制造商全稱:ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1893_09 | 制造商:ICS 制造商全稱:ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver? |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。