- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360744 > ICS1892 10Base-T/100Base-TX Integrated PHYceiver PDF資料下載
參數(shù)資料
| 型號： | ICS1892 |
| 英文描述： | 10Base-T/100Base-TX Integrated PHYceiver |
| 文件頁數(shù)： | 36/148頁 |
| 文件大小： | 816K |
| 代理商： | ICS1892 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁
ICS1892, Rev. D, 2/26/01
February 26, 2001
36
Chapter 7
Functional Blocks
ICS1892 Data Sheet
2000-2001, Integrated Circuit Systems, Inc.
All rights reserved.
7.2.1
Auto-Negotiation General Process
The Auto-Negotiation sublayer uses a physical signaling technique that is transparent at the packet level
and all higher protocol levels. This technique builds on the link pulse mechanism employed in 10Base-T
operations and is fully compliant with clause 28 of the ISO/IEC 8802-3 standard.
During the auto-negotiation process, both the ICS1892 and its remote link partner use Fast Link Pulses
(FLPs) to simultaneously ‘a(chǎn)dvertise’ (that is, exchange) information on their respective technology
capabilities as follows:
1.
For the auto-negotiation process to take place, both the ICS1892 and its remote link partner must first
both support and be enabled for Auto-Negotiation.
The ICS1892 obtains the data for its FLP bursts from the Auto-Negotiation Advertisement Register
(Register 4).
Both the ICS1892 and the remote link partner substitute Fast Link Pulse (FLP) bursts in place of the
Normal Link Pulses (NLPs). In each FLP burst, the ICS1892 transmits information on its technology
capability through its Link Control Word, which includes link configuration and status data.
Similarly, the ICS1892 places the Auto-Negotiation data received from its remote link partner's FLP
bursts into the Auto-Negotiation Link Partner Ability Register (Register 5).
After the ICS1892 and its remote link partner exchange technology capability information, the ICS1892
Auto-Negotiation sublayer contrasts the data in Registers 4 and 5 and automatically selects for the
operating mode the highest-priority technology that both Register 4 and 5 have in common. (That is,
both the ICS1892 and its remote link partner use a predetermined priority list for selecting the operating
mode, thereby ensuring that both sides of the link make the same selection.) As follows from Annex
28B of the ISO/IEC 8802-3 standard, the pre-determined technology priorities are listed from 1 (highest
priority) to 5 (lowest priority):
(1) 100Base-TX full duplex
(2) 100Base-T4. (The ICS1892 does not support this technology.)
(3) 100Base-TX (half duplex)
(4) 10Base-T full duplex
(5) 10Base-T (half duplex)
Table 7-1
shows an example of how the selection process of the highest-priority technology takes
place.
2.
3.
4.
5.
6.
To indicate that the auto-negotiation process is complete, the ICS1892 sets bits 1.5 and 17.4 high to
logic one. After successful completion of the auto-negotiation process, the ICS1892 Auto-Negotiation
sublayer performs the following steps:
a. It sets to logic one the Status Register’s Auto-Negotiation Complete bit (bit 1.5, which is also
available in the QuickPoll register as bit 17.4).
b. It enables the negotiated link technology (such as the 100Base Transmit modules and 100Base
Receive modules).
c. It disables the unused technologies to reduce the overall power consumption.
Table 7-1.
Example of Selection Process of Highest-Priority Technology
If Register 4 Has These
Technologies:
If Register 5 Has These
Technologies:
Resulting Highest-Priority Common
Technology from Auto-Negotiation
Sublayer
(3) 100Base-TX half duplex
(1) 100Base-TX full duplex
(3) 100Base-TX half duplex
(4) 10Base-T full duplex
(3) 100Base-TX half duplex
相關PDF資料 |
PDF描述 |
|---|---|
| ICS1892Y | 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-10 | 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-14 | 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1893AF | 3.3V 10Base-T/100Base-TX Integrated PHYceiverTM |
| ICS1893Y-10 | 3.3V 10Base-T/100Base-TX Integrated PHYceiverTM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1892Y | 制造商:ICS 制造商全稱:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-10 | 制造商:ICS 制造商全稱:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-14 | 制造商:ICS 制造商全稱:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1893 | 制造商:ICS 制造商全稱:ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1893_09 | 制造商:ICS 制造商全稱:ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver? |
發(fā)布緊急采購，3分鐘左右您將得到回復。