- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄360744 > ICS1892 10Base-T/100Base-TX Integrated PHYceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS1892 |
| 英文描述： | 10Base-T/100Base-TX Integrated PHYceiver |
| 文件頁(yè)數(shù)： | 25/148頁(yè) |
| 文件大?。?/td> | 816K |
| 代理商： | ICS1892 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)
Chapter 6
Interface Overviews
ICS1892, Rev. D, 2/26/01
February 26, 2001
25
ICS1892
2000-2001, Integrated Circuit Systems, Inc.
All rights reserved.
6.2
100M Symbol Interface
The 100M Symbol Interface has a primary objective of supporting
100Base-TX repeater applications for
which the repeater requires only recovered parallel data and for which the repeater provides all the
necessary framing and control functions.
When the Mac/Repeater Interface is configured for 100M Symbol operations, the ICS1892 and the
MAC/repeater exchange unframed 5-bit, parallel symbols at a 25-MHz clock rate.
The ICS1892 configuration functions determine the operation of the MAC/Repeater Interface. The
configuration functions are controlled by either input pins (in which case, the HW/SW pin is logic zero to
select the hardware mode) or Management Register bits (in which case, the HW/SW pin is logic one to
select the software mode).
In hardware mode, the ICS1892 enables the 100M Symbol Interface when both of the following are true:
– The MII/SI input pin is logic one (that is, the selection is for the Symbol Interface).
– The 10/100SEL input pin is logic one (that is, the selection is for 100M operations).
In software mode, the ICS1892 enables the 100M Symbol Interface when both the following are true:
– The MII/SI input pin is logic one (that is, the selection is for the Symbol Interface).
– The Control Register Data Rate bit (bit 0.13) is set to logic one (that is, the selection is for selecting
100M operations)
Note:
In software mode, the 10/100SEL pin becomes an output that indicates the state of bit 0.13.
The 100M Symbol Interface bypasses the ICS1892 PCS and provides a direct unscrambled, unframed,
5-bit interface between the MAC/repeater and the PMA sublayer. A benefit of bypassing the PCS is a
reduction in the latency through the ICS1892. That is, when the ICS1892 MAC/Repeater Interface is
configured as a 100M Symbol Interface, the bit delays through the ICS1892 are smaller than the standard
MII Data Interface can allow. The ICS1892 provides this 100M Symbol Interface primarily for Repeater
applications, for which latency is a critical performance parameter.
In addition to the exchange of symbol data, the ICS1892 provides ISO/IEC-compliant control signals (such
as CRS) to the MAC/repeater. The ICS1892 CRS signal provides a fast look-ahead, which can benefit a
repeater application.
In the 100M Symbol Interface mode, the ICS1892 continues to assert the CRS signal using its PCS logic.
This action does not affect the bit delay or latency because the PCS CRS logic examines the bits received
from the PMA sublayer serially. In fact, because the PCS CRS does not wait for a nibble or symbol to be
constructed, the PCS CRS is available in advance of the symbol generation. Therefore, by employing the
PCS CRS generation logic, the ICS1892 can provide an ‘early’ indication of a Carrier Detect to the
MAC/repeater.
The 100M Symbol Interface consists of the following fourteen signals: STCLK, STD[4:0], SRCLK,
SRD[4:0], SCRS, and SD. (When the ICS1892 MAC/Repeater Interface is configured for 100M Symbol
operations, its default MII pin names and their associated functions are redefined. For more information,
see
Section 9.2.4.2, “MAC/Repeater Interface Pins for 100M Symbol Interface”
.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS1892Y | 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-10 | 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-14 | 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1893AF | 3.3V 10Base-T/100Base-TX Integrated PHYceiverTM |
| ICS1893Y-10 | 3.3V 10Base-T/100Base-TX Integrated PHYceiverTM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1892Y | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-10 | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1892Y-14 | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver |
| ICS1893 | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver |
| ICS1893_09 | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver? |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。