參數(shù)資料
型號(hào): ICS1892
英文描述: 10Base-T/100Base-TX Integrated PHYceiver
文件頁數(shù): 95/148頁
文件大小: 816K
代理商: ICS1892
Chapter 8
Management Register Set
ICS1892, Rev. D, 2/26/01
February 26, 2001
95
ICS1892
2000-2001, Integrated Circuit Systems, Inc.
All rights reserved.
8.13
Register 18: 10Base-T Operations Register
The 10Base-T Operations Register provides an STA with the ability to monitor and control the ICS1892
activity while the ICS1892 is operating in 10Base-T mode.
Note:
1.
2.
For an explanation of acronyms used in
Table 8-20
, see
Chapter 1, “Abbreviations and Acronyms”
.
During any write operation to any bit in this register, the STA must write the default value to all
Reserved bits.
8.13.1
ICS Reserved (bit 18.15)
ICS reserves this bit for future use. Functionally, this bit is equivalent to an IEEE Reserved bit. When this
reserved bits is:
Read by an STA, the ICS1892 returns a logic zero.
Written to by an STA, the STA must use the default value specified in this data sheet.
In general, ICS uses some reserved bits to invoke auxiliary functions. To ensure proper operation of the
ICS1892, an STA must maintain the default value of these bits. Therefore, ICS recommends that an STA
always write the default value of any reserved bits during all management register write operations.
Table 8-20.
10Base-T Operations Register (register 18 [0x12])
Bit
Definition
When Bit = 0
When Bit = 1
Ac-
cess
SF
De-
fault
Hex
18.15
ICS reserved
Read unspecified
Read unspecified
RW/0
SC
0
18.14
Polarity reversed
Normal polarity
Polarity reversed
RO
LH
0
18.13
ICS reserved
Read unspecified
Read unspecified
RW/0
18.12
ICS reserved
Read unspecified
Read unspecified
RW/0
18.11
ICS reserved
Read unspecified
Read unspecified
RW/0
18.10
ICS reserved
Read unspecified
Read unspecified
RW/0
18.9
ICS reserved
Read unspecified
Read unspecified
RW/0
18.8
ICS reserved
Read unspecified
Read unspecified
RW/0
18.7
ICS reserved
Read unspecified
Read unspecified
RW/0
18.6
ICS reserved
Read unspecified
Read unspecified
RW/0
18.5
Jabber inhibit
Normal Jabber behavior
Jabber Check disabled
RW
0
18.4
ICS reserved
Read unspecified
Read unspecified
RW/1
1
18.3
Auto polarity inhibit
Polarity automatically
corrected
Polarity not automatically
corrected
RW
0
0
18.2
SQE test inhibit
Normal SQE test behavior
SQE test disabled
RW
0
18.1
Link Loss inhibit
Normal Link Loss behavior Link Always = Link Pass
RW
0
18.0
Squelch inhibit
Normal squelch behavior
No squelch
RW
0
相關(guān)PDF資料
PDF描述
ICS1892Y 10Base-T/100Base-TX Integrated PHYceiver
ICS1892Y-10 10Base-T/100Base-TX Integrated PHYceiver
ICS1892Y-14 10Base-T/100Base-TX Integrated PHYceiver
ICS1893AF 3.3V 10Base-T/100Base-TX Integrated PHYceiverTM
ICS1893Y-10 3.3V 10Base-T/100Base-TX Integrated PHYceiverTM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS1892Y 制造商:ICS 制造商全稱:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver
ICS1892Y-10 制造商:ICS 制造商全稱:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver
ICS1892Y-14 制造商:ICS 制造商全稱:ICS 功能描述:10Base-T/100Base-TX Integrated PHYceiver
ICS1893 制造商:ICS 制造商全稱:ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver
ICS1893_09 制造商:ICS 制造商全稱:ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver?