- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67723 > ISP1362EE,551 (NXP SEMICONDUCTORS) UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 PDF資料下載
參數(shù)資料
| 型號： | ISP1362EE,551 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| 封裝： | 6 X 6 MM, 0.80 HEIGHT, PLASTIC, MO-195, SOT-543-1, TFBGA-64 |
| 文件頁數(shù)： | 100/152頁 |
| 文件大?。?/td> | 677K |
| 代理商： | ISP1362EE,551 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁當(dāng)前第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁
ISP1362_5
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 05 — 8 May 2007
51 of 152
NXP Semiconductors
ISP1362
Single-chip USB OTG Controller
12.2 Device DMA transfer
12.2.1 DMA for an IN endpoint (internal Peripheral Controller to the external USB
host)
When the internal DMA handler is enabled and at least one buffer (ping or pong) is free,
the DREQ2 line is asserted. The external DMA controller then starts negotiating for
control of the bus. As soon as it has access, it asserts the DACK2 line and starts writing
data. The burst length is programmable. When the number of bytes equal to the burst
length has been written, the DREQ2 line is de-asserted. As a result, the DMA controller
de-asserts the DACK2 line and releases the bus. At that moment, the whole cycle restarts
for the next burst.
When the buffer is full, the DREQ2 line is de-asserted and the buffer is validated (which
means that it is sent to the host at the next IN token). When the DMA transfer is
terminated, the buffer is also validated (even if it is not full). A DMA transfer is terminated
when any of the following conditions is met:
The DMA count is complete.
DMAEN = 0.
Remark: If the OneDMA bit in the HcHardwareConguration register is set to logic 1,
Peripheral Controller DMA controller handshake signals DREQ2 and DACK2 are routed to
DREQ1 and DACK1.
12.2.2 DMA for OUT endpoint (external USB host to internal Peripheral Controller)
When the internal DMA handler is enabled and at least one buffer is full, the DREQ2 line
is asserted. The external DMA controller then starts negotiating for control of the bus, and
as soon as it has access, it asserts the DACK2 line and starts reading data. The burst
length is programmable. When the number of bytes equal to the burst length has been
read, the DREQ2 line is de-asserted. As a result, the DMA controller de-asserts the
DACK2 line and releases the bus. At that moment, the whole cycle restarts for the next
burst. When all the data is read, the DREQ2 line is de-asserted and the buffer is cleared
(this means that it can be overwritten when a new packet arrives). A DMA transfer is
terminated when any of the following conditions are met:
The DMA count is complete.
DMAEN = 0.
Remark: If the OneDMA bit in the HcHardwareConguration register is set to logic 1,
Peripheral Controller DMA controller handshake signals DREQ2 and DACK2 are routed to
DREQ1 and DACK1.
When the DMA transfer is terminated, the buffer is also cleared (even if data is not
completely read) and the DMA handler is automatically disabled. For the next DMA
transfer, the DMA controller as well as the DMA handler must be re-enabled.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISP1520BD,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| ISP1520BD,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| ISP1561BM,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 |
| ISP1561BM,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 |
| ISP1563BM | UNIVERSAL SERIAL BUS CONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1362EE-S | 功能描述:IC USB CTRL SNGL CHIP 64TFBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| ISP1362EE-T | 功能描述:USB 接口集成電路 USB OTG HOST RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1362EEUM | 功能描述:IC USB OTG CONTROLLER 64-TFBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| ISP1362PCI/DOSOTG | 制造商:NXP Semiconductors 功能描述: |
| ISP1501 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Hi-Speed Universal Serial Bus peripheral transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。